



Design and analysis of FINFET based high speed dynamic comparator

Rameshkumar.R¹, Bharathiraja.S²,

PG Scholar, Dept. of Applied electronics, A.V.C College of Engineering, Mannampandal, India¹

Assistant Professor, Dept. of ECE, A.V.C College of Engineering, Mannampandal, India²

Abstract: Now-a-days power generation is a big problem. So power consumption is important. To achieve the power consumption scaling is important in all circuits. In CMOS based circuits scaling can be done upto limited range after that it will introduce short channel effects. To overcome above drawback FINFET has been introduced. Comparator is one of the components most importantly required in analog to digital converter. In this paper, we present a FINFET based high speed dynamic comparator in 16nm scaling range. The main parameters considered in the performance analysis are delay, frequency, Power Delay Product and power consumption. H-Spice simulation software is used for design and analysis of the dynamic comparator circuits in the above specified scaling range.

Keywords: Dynamic comparator, FINFET, H-Spice

I. INTRODUCTION

This Comparators have essential influence on the overall performance in high speed analog to digital convertors(ADCs). In wide-ranging a comparator is a device, which compares two currents or voltages and produces the digital output based on the comparison. Since comparators are usually not used with feedback, there is no need for compensation so neither the area reduction or speed reduction value is invited. Comparators are known as 1-bit analog to digital converter and for that reason they are mostly used in large quantity in A/D converter Dynamic comparators are widely used in the design of high speed ADCs. Due to speed, low power consumption, dynamic latched comparators are very attractive for many applications such as high-speed ADCs, memory sense amplifiers (SAs) and data receivers. High speed flash ADCs, need high speed, low power and small chip area. The designed dynamic latch comparator is required for high-speed analog-to-digital converters to get faster signal conversion and to reduce the power dissipation, which is protected to noise. However, since this comparator has two tail transistors which limit the total current flowing through the both of the outputs, it shows strong dependency of speed and offset voltage with different common-mode input voltage. To overcome this drawback, the comparator with separated input-gain stage and output-latch stage was introduced.

The structure of double-tail dynamic comparator is based on design of a separate input and latch stage. This separation enables fast operation over a wide common-mode and supply voltage range. The conventional double-tail

comparator does not require high voltage or stacking of too many transistors. A conventional double-tail comparator has less stacking and then can operate at lower supply voltages compared to the conventional dynamic comparator. Basically by adding a few minimum-size transistors to the conventional double-tail dynamic comparator, latch delay time is reduced. This is also results in considerable power savings when compared to the conventional double-tail comparator. In this paper, a comprehensive analysis about the delay and power of dynamic comparators has been presented for various architectures.

FinFET technology has recently seen a major increase in adoption for use within integrated circuits. The FinFET technology promises to provide the deliver superior levels of scalability needed to ensure that the current progress with increased levels of integration within integrated circuits can be maintained.

The FinFET offers many advantages in terms of IC processing that mean that it has been adopted as a major way forwards for incorporation within IC technology. FinFET technology has been born as a result of the relentless increase in the levels of integration. Some of the landmark chips of the relatively early integrated circuit era had a low transistor count even though they were advanced for the time. The 6800 microprocessor for example had just 5000 transistors. Today's have many orders of magnitude more. To achieve the large increases in levels of integration, many parameters have changed. Fundamentally the feature sizes have reduced to enable more devices to be fabricated within a given area. However other figures such as power dissipation, and line voltage have reduced along with increased frequency performance. There are limits to the scalability of the individual devices and as process technologies continued to shrink towards 20 nm, it became



impossible to achieve the proper scaling of various device parameters. Those like the power supply voltage, which is the dominant factor in determining dynamic power were particularly affected. It was found that optimising for one variable such as performance resulted in unwanted compromises in other areas like power. It was therefore necessary to look at other more revolutionary options like a change in transistor structure from the traditional planar transistor. There are many advantages to IC manufacturers of using FinFETs.

TABLE I
 ADVANTAGES OF FINFET

FINFET ADVANTAGES	
PARAMETER	DETAILS
Power	Much lower power consumption allows high integration levels. Early adopters reported 150% improvements.
Operating voltage	FinFETs operate at a lower voltage as a result of their lower threshold voltage.
Feature sizes	Possible to pass through the 20nm barrier previously thought as an end point.
Static leakage current	Typically reduced by up to 90%
Operating speed	Often in excess of 30% faster than the non-FinFET versions.

The rest of this paper is organized as follows. The Section II investigates the existing dynamic comparators. Delay analysis is also presented. The proposed comparator is presented in Section III. Section IV shows Simulation results and performance chart, followed by conclusions in Section V.

II. EXISTING SYSTEM

The CMOS based circuits have limited scaling ability. Due to the scaling limitation short channel effect will arise. The short channel effect leads to the more power consumption and delay will also be increased. To overcome these drawbacks FinFET based circuits can be introduced. These circuits can operate at lower supply voltage.

III. PROPOSED SYSTEM

FinFET technology has recently seen a major increase in adoption for use within integrated circuits. The FinFET technology promises to provide the deliver superior levels of scalability needed to ensure that the current progress with increased levels of integration within integrated circuits can be maintained. The FinFET offers many advantages in terms

of IC processing that mean that it has been adopted as a major way forwards for incorporation within IC technology.

A. Single Tail Comparator

The Circuit diagram of the Single tail comparator is shown in Fig.1. It is mostly used in A/D converters, with high input impedance, no static power dissipation and rail-to-rail output swing.




Fig. 1 FinFET based Single tail comparator

The operation of the comparator can be explained by using two Phases. When Clk=0, this circuit operates in reset phase. In this phase, Mtail transistor get off and reset transistors (M7 and M8) pull both output nodes Outn and Outp to VDD to indicate a start condition and to have a valid logical level during this phase. when CLK = VDD, this circuit operates in comparison phase, transistors M7 and M8 are off, and Mtail is on. Outp, Outn which had been pre-charged to VDD and start to discharge with different discharging rates depending on the corresponding input voltage (INN/INP). Let us consider the case where VINP > VINN, Outp discharges faster than Outn, when Outp falls down to VDD-[thresholdvoltage pmos] well before Outn, the corresponding pMOS transistor (M5) will turn on initiating the latch regeneration caused by inverters in back-to-back connections (M3, M5 and M4, M6). Thus, Outn pulls to VDD and Outp discharges to ground. If VINP < VINN, the circuits works vice versa.

The total delay of single tail comparator is as follows

$$t_{\text{delay}} = t_0 + t_{\text{latch}}$$

t_0 represents the discharging delay

t_{latch} represents the latching delay.

This structure has the following advantages such as higher input impedance, no static power consumption and rail-to-rail output swing. There are two drawbacks are presenting in this circuits such as several stacking, due to the several stacking high supply voltage is needed for its operation.



Another drawback of this circuit is there is only one current path.

B. Conventional Dynamic Double Tail Comparator

A conventional double-tail comparator is shown in Fig.2. This topology has less stacking and so it can operate at lower supply voltages compared to the single tail comparator. The double tail enables both a large current and smaller current in the latching stage for fast operation and input stage for lower offset respectively.

The operation of this comparator is as follows, when CLK = 0, this circuit operates in reset phase. In this phase, Mtail1 and Mtail2 are off, transistors M3 and M4 precharge fn and fp nodes to VDD, which causes transistors MR1 and MR2 to discharge the output nodes to ground. In decision-making phase or comparison phase, CLK = VDD, Mtail1 and Mtail2 gets on, M3 and M4 turn off and voltages at nodes fn and fp start to drop with the rate defined by Mtail1 current/Cfn(p) and on top of this, a Vfn(p) will build up. The intermediate stage formed by MR1 and MR2 passes Vfn(p) to the cross coupled inverters and also provides a good shielding between input and output, resulting in reduction of kickback noise.




Fig. 2 FINFET based Conventional dynamic double tail comparator

The initial voltage difference is

$$\Delta V_0 = V_{Tn} \frac{\Delta I_{latch}}{I_{B1}} \approx 2V_{Tn} \frac{\Delta I_{latch}}{I_{tail2}} = 2V_{Tn} \frac{g_{mMR1,2}}{I_{tail2}} \Delta V_{fn/fp}$$

Similar to the single tail comparator, the delay of this comparator consists of two parts can be explained in below such that The delay t0 represents the capacitive charging of the load capacitance at the latch stage output nodes such as Outn and Outp until the first n-channel transistor (M9 or

M10) gets on, after which the latch regeneration starts; thus t0 is obtained. After the first n-channel transistor of the latch turns on, the corresponding output will be discharged to the ground, leading front p-channel transistor (M8) to turn on, charging another output (Outp) to the VDD. The regeneration time (tlatch) is achieved.

Thus, we will be concluded that two important parameters which influence the initial output differential voltage (V0) are the transconductance of the intermediate stage transistors and the voltage difference at the first stage outputs like fn and fp at time t0.

C. Proposed Dynamic Double Tail High Speed Comparator

Fig.3. describes the schematic diagram of the proposed dynamic double-tail high speed comparator. Due to the better performance of double-tail architecture in low-voltage purposes, the proposed comparator is designed based on the double-tail structure. The main idea of the proposed high speed comparator is to increase Vfn/fp to increase the latch regeneration speed. For this reason, two control transistors (Mc1 and Mc2) have been added to the first stage in parallel to M3 or M4 transistors.




Fig. 3 FINFET based Proposed dynamic double tail high speed comparator

The operation of the proposed comparator is as follows, when CLK = 0, this circuit operates in reset phase. In this phase, Mtail1 and Mtail2 are off. It will be avoiding static power consumption. M3 and M4 pulls both fn and fp nodes to VDD, hence transistor Mc1 and Mc2 are gets off. Intermediate stage transistors (MR1 and MR2) reset both latch outputs to ground. In decision-making phase, CLK = VDD, Mtail and Mtail2 are gets on, transistors M3 and M4



turn off. Further at the beginning of this phase, the control transistors are still in off state.

Thus, f_n and f_p start to decrease with different rates according to the input voltages. Suppose V_{INP} is greater than V_{INN} , f_n decrease faster than f_p . As long as f_n continues decreasing, the corresponding pMOS control transistor (Mc1) starts to turn on, pulling f_p node again back to the VDD; so another control transistor (Mc2) is remains in off condition, allow f_n to be discharged fully. In another words, unlike conventional double-tail dynamic comparator in proposed high speed comparator, $V_{fn/fp}$ is just a function of input transistor transconductance and input voltage difference. The proposed structure as soon as detects that for instance node f_n discharges faster, a pMOS transistor (Mc1) turns on, pulling the other node f_p again back to the VDD. Therefore, the voltage difference between f_n and f_p ($V_{fn/fp}$) will raises in an exponential manner, leads to the reduction of latch regeneration time. Despite of this advantages in the proposed idea, there is a drawback will be in this structure, when one of the control transistors (e.g., Mc2) turns on, a current from VDD is drawn to the ground via input and tail transistor (e.g., Mc2, M2, and Mtail1), resulting in static power consumption. To overcome this drawback, two nMOS switches [Msw1 and Msw2] are used below the input transistors as shown in Fig. 3.

At the starting of the comparison phase or decision making phase, due to the both f_n and f_p nodes have been pre-charged to VDD. Both switches are in closed position and f_n and f_p start to drop with different discharging rates. As early as the comparator detects that one of the f_n or f_p nodes is discharging faster, control transistors will used here to increase their voltage difference. Suppose that f_n is increasing up to the VDD and f_p should be discharged fully, hence the switch in the charging path of f_n will be opened to prevent any current drawn from VDD. but the other switch connected to f_p will be closed to allow the complete discharge of f_n node. In another words, the operation of the control transistors with the switches compete with successfully the operation of the latch.

The analysis of proposed high speed comparator is similar to the conventional double-tail dynamic comparator, however; the proposed dynamic comparator enhances the speed of the double-tail comparator by affecting two important factors: first, it increases the initial output voltage difference at the beginning of the regeneration and second, it enhances the effective transconductance of the latch.

IV. RESULTS AND SIMULATION

The FINFET based high speed comparator in 16nm can be designed in H-spice software. By using this software various parameters can be analyzed. The transient analysis

of 16nm outputs are shown in Fig. 4. The transient analysis explain the operational concepts. when $clk = 0$ and $INN > INP$, the outn will be high and outp will be low.




Fig 4.a FINFET based Single tail comparator in 16nm




Fig 4.b. FINFET based Conventional dynamic double tail comparator in 16nm



Fig 4.c FINFET based Proposed dynamic double tail high speed comparator in 90nm

From the performance analysis we understood that the 16nm structure has the lesser delay and the power consumption than the CMOS based 90nm structure. In addition to that it can operate at lower supply voltage than the 90nm CMOS devices.

TABLE II
 PARAMETER ANALYSIS OF FINFET BASED
 16NM STRUCTRE

PARAMETER	Conventional dynamic	Conventional double tail	Proposed double tail



Power (W)	5.092E-6	10.14E-6	2.575E-6
Delay(s)	6.859E-9	8.91E-10	9.074E-10
Frequency (MHZ)	92.06	91.65	93.87

Table II describes the parameter analysis of FINFET based 16nm structure

V. CONCLUSION

The FINFET based High speed comparator in 16nm has been designed using simulation software. High speed can achieve here by the way of minimizing the delay. This work presents the delay analysis for clocked dynamic comparators. Two structures of Single tail comparator and conventional double- tail dynamic comparators have been analysed. A new high speed comparator with low-power capability has been achieved in order to improve the performance of the comparator and also reduces the delay. Finally the functionality of the high speed comparator can be checked through the quatrus kit by blinking LEDs.

VI. FUTURE WORK

The same structures can be implemented by using CNTFET to further improve the functionality of the circuit.

REFERENCES

- [1]. B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speed optimization of a latch-type voltage sense amplifier," *IEEE J. Solid-State Circuits*, vol. 39, no. 7, pp. 1148–1158, Jul. 2004.
- [2]. D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 314–315.
- [3]. B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 11, pp. 810–814, Nov. 2009.
- [4]. J. He, S. Zhan, D. Chen, and R. J. Geiger, "Analyses of static and dynamic random offset voltages in dynamic comparators," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 56, no. 5, pp. 911–919, May 2009.
- [5]. S. Babayan-Mashhadi and R. Lotfi, "An offset cancellation technique for comparators using body-voltage trimming," *Int. J. Analog Integrated Circuits Signal Process.*, vol. 73, no. 3, pp. 673–682, Dec. 2012.
- [6]. S. Babayan-Mashhadi and Reza lotfi, "Analysis and design of a low voltage low power double tail comparator", *IEEE trans. On VLSI*, vol 22 No.2, Feb 2014.