



Design of Pulse-Triggered Flip-Flop using Signal Feed Through Scheme for Low-Power Consumption

Mr.K.B.Sethupathy¹,Mrs.K.Priya²

¹ Assistant Professor, ² PG Scholar

¹Bharathiyar institute of engineering for women,Deviyakurichi

¹sethupathy16@gmail.com²priya29292@gmail.com

Abstract: In this Paper, Pulse-triggered FF (P-FF) is a single-latch structure which is more popular than the conventional transmission gate (TG) and master-slave based FFs in high-speed applications are presented. Besides the speed advantage, its circuit simplicity lowers the power consumption of the clock tree system. The low-power flip-flop (FF) design featuring an explicit type pulse-triggered structure and a modified true single phase clock latch based on a signal feed-through scheme is presented. The proposed design successfully solves the long discharging path problem in conventional explicit type pulse-triggered FF (P-FF) designs and achieves better speed and power performance. Based on post-layout simulation results using TSMC CMOS 90-nm technology, the proposed design outperforms the conventional P-FF design by using only 17 transistors. The average power delay is reduced to 3.57 μ W. In the meantime, the performance edges on power and power-delay-product metrics are 22.7% and 29.7%, respectively.

Keywords: Flip-flop, Transmission gate, Signal feed through scheme, Design methodology.

1. INTRODUCTION

Low power has emerged as a principal theme in today's electronics industry. The need for low power has caused a major paradigm shift where power dissipation has become as important a consideration as performance and area. So this Low Power Pulse Triggered Flip Flop reviews various

high as 50% of the total system power. FFs thus contribute a significant portion of the chip area and methodologies for designing low power circuits and systems. It describes the many issues facing designers at architectural, logic, circuit and device levels and presents some of the techniques that have been proposed to overcome these difficulties. The article concludes with the future challenges that must be met to design low power, high performance systems.

Flip-flops (FFs) are the basic storage elements used extensively in all kinds of digital designs. In particular, digital designs now a days often adopt intensive pipelining techniques and employ many FF-rich modules such as register file, shift register, and first

In first out. It is also estimated that the power consumption of the clock system, which consists of clock distribution networks and storage elements, is a power consumption to the overall system design.

AP-FF consists of a pulse generator for strobe signals and a latch for data storage. If the triggering pulses are sufficiently narrow, the latch acts like an edge-triggered FF. Since only one latch, as opposed to two in the conventional master-slave configuration, is needed, a P-FF is simpler in circuit complexity. This leads to a high toggle rate for high-speed operations. P-FFs also allow time borrowing across clock cycle boundaries and feature a zero or even negative setup time. Despite these advantages, pulse generation circuitry requires delicate pulse width control to cope with possible variations in process technology and signal



distribution network. In a statistical design framework is developed to take these factors into account. To obtain balanced performance among power, delay, and area, design space exploration is also a widely used technique.

In this brief, we present a novel low-power P-FF design based on a signal feed-through scheme. Observing the delay discrepancy in latching data 1 and 0, the design manages to shorten the longer delay by feeding the input signal directly to an internal node of the latch design to speed up the data transition. This mechanism is implemented by introducing a simple pass transistor for extra signal driving. When combined with the pulse generation circuitry, it forms a new P-FF design with enhanced speed and power-delay-product (PDP) performances.

II. RELATED WORK

A Reduced Clock-Swing Flip-Flop (RCSFF) is proposed, which can reduce the clocking system power of an VLSI down to 1/3 compared to the conventional Flip-Flop. The area and the delay of the RCSFF can also be reduced by a factor of about 20%. Transistor count of the RCSFF is 20 including an inverter for generating while that of the conventional Flip-Flop is 24. [1]

Certain misleading parameters have been properly modified and weighted to reflect the real properties of the compared structures. Furthermore, the results of the comparison of representative master-slave latches and flip-flops illustrate the advantages of our approach and the suitability of different design styles for high-performance and low-power applications. [2] Conditional-Capture Flip-Flop describes a family of novel low-power flip-flops, collectively called conditional-capture flip-flops (CCFFs). These flip-flops also have negative setup time and thus provide small data-to-output latency and attribute of soft-clocked edge for overcoming clock skew-related cycle time loss [3].

A novel low-power pulse-triggered flip-flop (FF) design is presented [3]. First, the pulse generation control logic, an AND function, is removed from the critical path to facilitate a faster discharge operation. A simple two-transistor AND gate design is used to reduce the circuit complexity. Second, a conditional pulse-enhancement technique is devised to speed up the discharge along the critical path only when needed [4].

The pulse generation control logic can AND

function, is removed from critical path to facilitate a faster discharge operation. A simple two-transistor AND gate design is used to reduce the circuit complexity. Second, a conditional pulse-enhancement technique is devised to speed up the discharge along the critical path only when needed. As a result, transistor sizes in delay inverter and pulse-generation circuit can be reduced for saving [5].

III. CONVENTIONAL P-FF DESIGNS

PF-FFs, in terms of pulse generation, can be classified as an implicit or an explicit type. In an implicit type P-FF, the pulse generator is part of the latch design and no explicit pulse signals are generated. In an explicit type P-FF, the pulse generator and the latch are separate. Without generating pulse signals explicitly, implicit type P-FFs is in general more power-economical. However, they suffer from a longer discharging path, which leads to inferior timing characteristics. Explicit pulse generation, on the contrary, incurs more power consumption but the logic separation from the latch design gives the FF design a unique speed advantage. Its power consumption and the circuit complexity can be effectively reduced if one pulse generator is shared among a group of FFs (e.g., an n-bit register). In this brief, we will thus focus on the explicit type P-FF design only.

A. EP-DCO: explicit-Data closed to output Flip-Flop

To provide a comparison, some existing P-FF designs are reviewed first. Fig. 3.1(a) shows a classic explicit P-FF design, named data-closed-to-output (ep-DCO). It contains a NAND-logic-based pulse generator and a semi dynamic true single-phase-clock (TSPC) structured latch design. In this P-FF design, inverters I3 and I4 are used to latch data, and inverters I1 and I2 are used to hold the internal node X. The pulse width is determined by the delay of three inverters. This design suffers from a serious drawback, i.e., the internal node X is discharged on every rising edge of the clock in spite of the presence of a static input "1." This gives rise to large switching power dissipation. To overcome this problem, many remedial measures such as conditional capture, conditional precharge, conditional discharge, and conditional pulse enhancement scheme have been proposed.




Fig.3.1(a)EP-DCO




Fig.3.1(c)SCDF

B.CDFF:conditionaldischargedFlip-Flop




Fig.3.1(b)CDFF

Fig. 3.1(b) shows a conditional discharged (CD) technique. An extra nMOS transistor MN3 controlled by the output signal Q_{fdbk} is employed so that no discharge occurs if the input data remains "1." In addition, the keeper logic for the internal node X is simplified and consists of an inverter plus a pull-up pMOS transistor only. C. SCDF: Static-conditional discharged Flip-Flop

Fig. 3.1(c) shows a similar P-FF design (SCDF) using a static conditional discharge technique. It differs from the CDFF design in using a static latch structure. Node X is thus exempted from periodical precharges. It exhibits a longer data-to-Q (D-to-Q) delay than the CDFF design. Both designs face a worst case delay caused by a discharging path consisting of three stacked transistors, i.e., MN1–MN3. To overcome this delay for better speed performance, a powerful pull-down circuitry is needed, which causes extra layout area and power consumption. The modified hybrid latch flip-flop (MHLFF).

D. MHLFF: Modified hybrid latch flip flop

Fig. 3.1(d) also uses a static latch. The keeper logic at node X is removed. A weak pull-up transistor MP1 controlled by the output signal Q maintains the level of node X when Q equals 0. Despite its circuit simplicity, the MHLFF design counters two drawbacks. First, since node X is not precharged, a prolonged 0 to 1 delay is expected. The delay deteriorates further, because a level-degraded clock pulse (deviated by one V_T) is applied to the discharging transistor MN3. Second, node X becomes floating in certain cases and its value may drift causing extra power.




Fig. 3.1(d) MHLFFI

V. PROPOSED P-FF DESIGN




Fig. 4.1 proposed signal feed through P-FF design

In this brief, we present a novel low-power P-FF design based on a signal feed-through scheme. Observing the delay discrepancy in latching data “1” and “0,” the design manages to shorten the longer delay by feeding the input signal directly to an internal node of the latch design to speed up the data transition. This mechanism is implemented by introducing a simple pass transistor for extra signal driving. When combined with the pulse generation circuitry, it forms a new P-FF design with enhanced speed and power-delay-product (PDP) performances.

A. Signal Feed Through Scheme

The proposed design adopts a signal feed-through technique to improve this delay. Similar to the SCDF design, the proposed design also employs a static latch structure and a conditional discharge scheme to avoid superfluous switching at an internal node.

However, there are three major differences that lead to a unique TSPC latch structure and make the proposed design distinct from the previous one.

First, a weak pull-up pMOS transistor MP1 with gate connected to the ground is used in the first stage of the TSPC latch. This gives rise to a pseudo-nMOS logic style design, and the charge keeper circuit for the internal node X can be saved. In addition to the circuit simplicity, this approach also reduces the load capacitance of node X. Second, a pass transistor MNx controlled by the pulse clock is included so that input data can drive node Q of the latch directly (the signal feed-through scheme). Along with the pull-up transistor MP2 at the second stage inverter of the TSPC latch, this extra passage facilitates auxiliary signal driving from the input source to node Q. Then the node level can thus be quickly pulled up to shorten the data transition delay. Third, the pull-down network of the second stage inverter is completely removed. Instead, the newly employed pass transistor MNx provides a discharging path.

Table 1. Comparison of various P-FF designs

P-FF (Pulse Trigger flip Flop)	EPDC O	SCDFF	CDFF	MHL FF	Proposed P-FF
NO. OF TRANSISTORS	28	31	30	19	17
AVG. POWER (μ W)	9.42	9.61	9.37	9.27	3.57
DELAY (ps)	1530	711.69	853.8	615	508



The role played by MNx is thus twofold, i.e., providing extra driving to node Q during 0 to 1 data transitions, and discharging node Q during “1” to “0” data transitions. Compared with the latch structure used in SCDF design, the circuit savings of the proposed design include a charge keeper (two inverters), a pull-down network (two nMOS transistors), and a control inverter. The only extra component introduced is an nMOS pass transistor to support signal feed through. This scheme actually improves the “0” to “1” delay and thus reduces the disparity between the rise time and the fall time delays. In comparison with other P-FF designs such as P-DCO, CDFF, and SCDF, the proposed design shows the most balanced delay behaviors.

The principles of FF operations of the proposed design are explained as follows. When a clock pulse arrives, if no data transition occurs, i.e., the input data and node Q are at the same level, no current passes through the pass transistor MNx, which keeps the input stage of the FF from any driving effort. At the same time, the input data and the output feedback Q_fdbk assume complementary signal levels and the pull-down path of node X is off. Therefore, no signal switching occurs in any internal nodes. On the other hand, if a “0” to “1” data transition occurs, node X is discharged to turn on transistor MP2, which then pulls node Q high.

V. SIMULATION RESULTS AND DISCUSSION




Fig 5.1. Simulation Results for Pulse generator




Fig.5.2 Simulation Results for P-FF Design

The above comparison table shows that the five of them are deterministic patterns, with 0% (all-0 or all-1), 12.5%, 25%, 50%, and 100% data transition probabilities, respectively.

VI. CONCLUSION

In this brief, we presented a novel P-FF design by employing a modified D-FF structure incorporating a mixed design style consisting of a pass transistor and a pseudo-nMOS logic. The key idea was to provide a signal feed through from input source to the internal node of the latch, which would facilitate extra driving to shorten the transition time and enhance both power and speed performance. The design was intelligently achieved by employing a simple pass transistor. Extensive simulations were conducted, and the results did support the claims of the proposed design in various performance aspects.

REFERENCES

- [1] T. Sakurai and T. Kuroda, “Low-power circuit design for multimedia CMOS VLSI’s,” in *Proc. Synthesis Sys. Integration Mixed Technol. (SASIMI)*, Nov. 1996, pp. 3–10.
- [2] H. Kojima, S. Tanaka, and K. Sasaki, “Half-swing clocking scheme for 75% power saving in clocking circuitry,” in *1994 Symp. VLSI Circuits Dig. Tech. Papers*, June 1994, pp. 23–24.
- [3] M. Matsui, H. Hara, K. Seta, Y. Uetani, L. Kim, T. Nagamatsu, T. Shimazawa, S. Mita, G. Otomo, T. Oto, Y. Watanabe, F. Sano, A. Chiba, K. Matsuda, and T. Sakurai, “200MHz video compression macrocell using low-swing differential logic,” in *ISSCC Dig. Tech. Papers*, Feb. 1994, pp. 76–77.
- [4] M. Matsui, H. Hara, Y. Uetani, L. Kim, T. Nagamatsu, Y. Watanabe, A. Chiba, K. Matsuda, and T. Sakurai, “A 200MHz 1.3mm² 2-DDCT macrocell using sense-amplifying pipeline flip-flops scheme,” *IEEE J. Solid-State Circuits*, vol. 29, pp. 1482–1490, Dec. 1994.
- [5] J. Montanaro et al., “A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor,” *IEEE J. Solid-State Circuits*, vol. 31, pp. 1703–1714, Nov. 1996.



- [6] V. Stojanovic and V. Oklobdzija, "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems," *IEEE J. Solid-State Circuits*, vol. 34, no. 4, pp. 536–548, Apr. 1999.
- [7] J. Tschanz, S. Narendra, Z. Chen, S. Borkar, M. Sachdev, and V. De, "Comparative delay and energy of single edge-triggered and dual edge-triggered pulsed flip-flops for high-performance microprocessors," in *Proc. ISPLED*, 2001, pp. 207–212.
- [8] S. D. Naffziger, G. Colon-Bonet, T. Fischer, R. Riedlinger, T. J. Sullivan, and T. Grutkowski, "The implementation of the titanium 2 microprocessor," *IEEE J. Solid-State Circuits*, vol. 37, no. 11, pp. 1448–1460, Nov. 2002.

