



Implementation of Error Correction Technique Based On Decimal Matrix Code

Mr.S.Kamalakannan¹, Mr.S.Karthikeyan², Mr.K.Sathyamoorthy³

Assistant Professor, ECE, SNS College of Engineering, Coimbatore, India ¹

UG Scholar, ECE, SNS College of Engineering, Coimbatore, India ²

UG Scholar, ECE, SNS College of Engineering, Coimbatore, India ³

Abstract: Error detection and correction (EDAC) has become more important with the continued device scaling. In many computer systems, the contents of memory are protected by an error detection and correction (EDAC) code. In order to maintain a good level of reliability, it is necessary to protect memory cells using protection codes various error detection and correction methods are being used. The report discusses in detail about multiple error correction, exactly to detect and correct 64 errors. The proposed technique utilizes decimal matrix algorithms to detect errors, so that more errors were detected and corrected, but the main problem is that they would require higher delay overhead. Latterly, matrix codes (MCs) based on hamming codes have been proposed for storage protection. Moreover, the encoder-reuse technique (ERT) is advised to minimize the area overhead of extra circuits without interrupting the whole encoding and decoding operations. ERT uses DMC encoder itself to be part of the decipherer. The proposed paper was gone through and utilized effectively in an actual space experiment.

Keywords: Error correction codes (ECCs), Encoder Reuse Technique (ERT), and Matrix Code (MC)

I. INTRODUCTION

The primary idea for developing error detection and correction is to add some redundancy (i.e., Some extra data) to a message, which recipients can use to check consistency of the delivered message, and to recover data determined to be spoiled. Error-correcting codes are frequently employed in lower-layer communication, as considerably as for reliable computer memory media such as CDs, DVDs, hard disks, and RAM.

AS CMOS technology scales down to the nanoscale and memories are combined with an increasing number of electronic systems, the soft error rate in storage cells is quickly increasing, especially when memories operate in space environments due to the ionizing effects of atmospheric neutron, alpha-particle, and cosmic rays.

Hamming Codes and Matrix Codes are largely applied to correct Single Error Upsets (SEU's) in storage due to their ability to correct single errors with reduced area and performance overhead. Though excellent for correction of single faults in a data word, they cannot correct double bit errors caused by single event upset. An elongation of the basic Single Error Correction – Double Error Detection Hamming Code has been aimed to organize a limited class of codes known as Hsiao Codes to improve the speed, price and reliability of the decoding logic.

One more year of the SEC-DED codes known as Single-error-correcting, Double-error-detecting Single-byte-

error-detecting SEC-DED-SBD codes were proposed to discover any number of errors affecting a single byte. These codes are more suitable than the conventional SEC-DED codes for protecting the byte-organized memories.

Built-in current sensors (BICS) are proposed to assist with the single - error correction and double-error detection codes to provide protection against MCUs. However, this technique can only correct two errors in a word.

More recently, in 2-D matrix codes (MCs) are proposed to efficiently correct MCUs per word with a low decoding delay, in which one word is divided into multiple rows and multiple columns in logical. The bits per row are protected by Hamming code, while parity code is added in each column. For the MC based on Hamming, when two errors are detected by Hamming, the vertical syndrome bits are activated so that these two errors can be corrected. As a result, MC is capable of correcting only two errors in all cases. In an approach that combines decimal algorithm with Hamming code has been conceived to be applied at software level. It uses the addition of integer values to detect and correct soft errors. The results obtained have shown that this approach has a lower delay overhead over other codes.

The proposed DMC utilizes a decimal algorithm (decimal integer addition and decimal integer subtraction) to detect errors. The advantage of using decimal algorithm is that the error detection capability is maximized so that the reliability of memory is enhanced. Besides, the encoder-reuse technique (ERT) is proposed to minimize the area overhead of extra



circuits (encoder and decoder) without disturbing the whole encoding and decoding processes, because ERT uses DMC




Fig 1. Schematic of fault-tolerant, memory protected with DMC.

This paper is divided into the following sections. The proposed DMC is introduced and its encoder and

each symbol is regarded as a decimal integer. Third, the vertical redundant bits V are obtained by the binary operation among the bits per column. It should be noted that both divide-symbol and arrange-matrix is implemented in logical instead of in physical.

To explain the proposed DMC scheme, we take a 128-bit word as an example, as shown in Fig. 2. The cells from D_0 to D_{128} are information bits. This 128-bit word has been divided into 32 symbols of 4-bit. $k_1 = 2$ and $k_2 = 4$ have been chosen simultaneously. H_0-H_{80} is horizontal check bits; V_0 through V_{31} are vertical check bits. However, it should be mentioned that the maximum correction capability (i.e., the maximum size of MCUs can be corrected) and the number of redundant

D_{63}	D_{62}	D_{61}	D_{60}	D_{59}	D_{58}	D_{57}	D_{56}	D_{55}	D_{54}	D_{53}	D_{52}	D_{51}	D_{50}	D_{49}	D_{48}	...	D_{15}	D_{14}	D_{13}	D_{12}	D_{11}	D_{10}	D_9	D_8	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	H_{39}	H_{38}	H_{37}	H_{36}	H_{35}	H_{34}	H_{33}	H_{32}	H_{31}	H_{30}	...	H_9	H_8	H_7	H_6	H_5	H_4	H_3	H_2	H_1	H_0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
D_{127}	D_{126}	D_{125}	D_{124}	D_{123}	D_{122}	D_{121}	D_{120}	D_{119}	D_{118}	D_{117}	D_{116}	D_{115}	D_{114}	D_{113}	D_{112}	...	D_{79}	D_{78}	D_{77}	D_{76}	D_{75}	D_{74}	D_{73}	D_{72}	D_{71}	D_{70}	D_{69}	D_{68}	D_{67}	D_{66}	D_{65}	D_{64}	H_{79}	H_{78}	H_{77}	H_{76}	H_{75}	H_{74}	H_{73}	H_{72}	H_{71}	H_{70}	...	H_{39}	H_{38}	H_{37}	H_{36}	H_{35}	H_{34}	H_{33}	H_{32}	H_{31}	H_{30}																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
V_{63}	V_{62}	V_{61}	V_{60}	V_{59}	V_{58}	V_{57}	V_{56}	V_{55}	V_{54}	V_{53}	V_{52}	V_{51}	V_{50}	V_{49}	V_{48}	...	V_{15}	V_{14}	V_{13}	V_{12}	V_{11}	V_{10}	V_9	V_8	V_7	V_6	V_5	V_4	V_3	V_2	V_1	V_0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						

decoder circuits are presented in Section II. The simulation outputs are in section III. Finally, some conclusions of this paper are discussed and shared in Section IV.

II. PROPOSED DMC

In this section, DMC is proposed to assure reliability in the presence of MCUs with reduced performance overheads, and a 128-bit word is encoded and decoded as an example based on the proposed techniques.

A. Proposed Schematic of Fault-Tolerant Memory

The proposed schematic of fault-tolerant, memory is depicted in Fig. First, during the encoding (write) process, information bits D is fed to the DMC encoder, and then the horizontal redundant bits H and vertical redundant bits V are obtained from the DMC encoder. When the encoding process is completed, the obtained DMC code word is stored in the memory. If MCUs occur in the memory, these errors can be corrected in the decoding process. Due to the advantage of decimal algorithm, the proposed DMC has the higher fault-tolerant capability with lower performance overheads. In the fault-tolerant, memory, the ERT technique is proposed to reduce the area overhead of extra circuits and will be introduced in the following sections.

B. Proposed DMC Encoder

In the proposed DMC, first, the divide-symbol and arrange-matrix ideas are performed, i.e., The N -bit word is divided into k symbols of m bits ($N = k \times m$), and these symbols are arranged in a $k_1 \times k_2$ 2-D matrix ($k = k_1 \times k_2$, where the values of k_1 and k_2 represent the numbers of rows and columns in the logical matrix respectively). Second, the horizontal redundant bits H are produced by performing decimal integer addition of selected symbols per row. Here,

bits is different when the different values of k and m are chosen. Therefore, k and m should be carefully adjusted to maximize the correction capability and minimize the number of redundant bits. For example, in this case, when $k = 2 \times 2$ and $m = 8$, only 1-bit error can be corrected and the number of redundant bits is 80. When $k = 4 \times 4$ and $m = 2$, 3-bit errors can be corrected and the number of redundant bits is reduced to 32. However, when $k = 2 \times 4$ and $m = 4$, the maximum correction capability is up to 5 bits and the number of redundant bits 144. In this paper, in order to enhance the reliability of memory, the error correction capability is first considered, so $k = 2 \times 8$ and $m = 4$ are utilized to construct DMC.

The horizontal redundant bits H can be obtained by a decimal Integer addition as follows:

$$H_4H_3H_2H_1H_0 = D_3D_2D_1D_0 + D_{11}D_{10}D_9D_8 \quad (1)$$

$$H_9H_8H_7H_6H_5 = D_7D_6D_5D_4 + D_{15}D_{14}D_{13}D_{12} \quad (2)$$

And similarly for the horizontal redundant bits

$$H_{14}H_{13}H_{12}H_{11}H_{10} \quad \text{and} \quad H_{19}H_{18}H_{17}H_{16}H_{15}, \quad \text{where} \quad "+" \text{ represents decimal integer addition.}$$

For the vertical redundant bits V , we have

$$V_0 = D_0 \text{ xor } D_{64} \quad (3)$$

$$V_1 = D_1 \text{ xor } D_{65} \quad (4)$$

And similarly for the rest vertical redundant bits.

The encoding can be performed by decimal and binary addition operations from (1) to (4). The encoder that computes the redundant bits using multibit adders and XOR gates is shown in Fig. In this figure, $H_{79} - H_0$ are horizontal redundant bits, $V_{63} - V_0$ are vertical redundant bits, and the



remaining bits $U_{127} - U_0$ are the information bits which are directly copied from D_{127} to D_0 . The enable signal En will be explained in the next section.

C. Proposed DMC Decoder

To obtain a word being corrected, the decoding process is required. For example, first, the received redundant bits $H_4H_3H_2H_1H_0'$ and $V_0'-V_3'$ are generated by the received information bits D' . Second, the horizontal syndrome bits $\Delta H_4H_3H_2H_1H_0$ and the vertical syndrome bits $S_3 - S_0$ can be calculated as follows:

$$\Delta H_4H_3H_2H_1H_0 = H_4H_3H_2H_1H_0' - H_4H_3H_2H_1H_0 \quad (5)$$

$$S_0 = V_0' \text{ xor } V_0 \quad (6)$$

And similarly for the rest vertical syndrome bits, where “-” represents decimal integer subtraction. When $\Delta H_4H_3H_2H_1H_0$ and $S_3 - S_0$ are equal to zero, the stored codeword has original information bits in symbol 0 where no errors occur. When $\Delta H_4H_3H_2H_1H_0$ and $S_3 - S_0$ are nonzero, the induced errors (the number of errors is 4 in this case) are detected and located in symbol 0, and then these errors can be corrected by

$$D_0 \text{ correct} = D_0 \text{ xor } S_0 \quad (7)$$





Symbol 14 = 1111	Symbol 12 = 1010	Symbol 2 = 1110	Symbol 0 = 1011	$H_4 H_3 H_2 H_1 H_0 = 1111 + 1010$	$H_4 H_3 H_2 H_1 H_0 = 1110 + 1011$
0 1 1 0	1 1 1 1	0 0 1 1	1 0 1 1	1 1 0 0	1 1 0 0
1 0 1 1	1 1 0 1	1 1 1 0	0 0 1 1	1 1 0 0	1 1 0 0
0 0 1 0	1 1 0 1	1 1 1 0	0 0 1 1	1 1 0 0	1 1 0 0

Fig.2 128-bit Logical Operation




Fig.3. 128-bit DMC Encoder Structure




Fig 5. Limits of binary error detection in simple binary operations

In the proposed scheme, the circuit area of DMC is minimized by reusing its encoder. This is called the ERT. The ERT can reduce the area overhead of DMC without disturbing the whole encoding and decoding processes. From Fig, it can be observed that the DMC encoder is also reused for obtaining the syndrome bits in DMC decoder. Therefore, the whole circuit area of DMC can be minimized as a result of using the existing circuits of the encoder. Besides, this figure also shows the proposed decoder with an enable signal En for deciding whether the encoder needs to be a part of the decoder. In other words, the En signal is used for distinguishing the encoder from the decoder, and it is under the control of the write and read signals in memory. Therefore, in the encoding (write) process, The DMC encoder is only an encoder to execute the encoding operations. However, in the decoding (read) process, this encoder is employed for computing the syndrome bits in the decoder. These clearly show how the area overhead of extra circuits can be substantially reduced.

The decimal matrix code is proposed to provide enhanced memory reliability. This approach uses decimal algorithm, which increases the error detection capability. In the proposed work encoder is reused as a part of decoding circuit, thus reduces the area overhead compared to other techniques.

Extra circuit	Ensignal		Function
	Read signal	Write signal	
Encoder	0	1	Encoding
	1	0	Compute syndrome bits





Fig.4. 128-bit DMC Decoder Structure


The proposed DMC decoder is depicted in Fig, which is made up of the following sub modules, and each executes a specific task in the decoding process: syndrome calculator, error locator, and error corrector.

III.RESULTS

A. 128-bit Simulation Output



protection code DMC utilized decimal algorithm to detect errors, so that more errors were detected and corrected.



The future work will be conducted for the reduction of the redundant bits and the maintenance of the reliability of the proposed technique.

IV. CONCLUSION AND FUTURE WORK

- [1] Costas A. Argyrides, Carlos A. Lisboa, Dhiraj K. Pradhan, Luigi Carro “Single Element Correction in Sorting Algorithms with Minimum Delay Overhead” published on ISBN 978-1-4244-4206-5/09/\$25.00 ©2009 IEEE
- [2] Costas A. Argyrides, Pedro Reviriego, Dhiraj K. Pradhan, and Juan Antonio Maestro “Matrix-Based Codes for Adjacent Error Correction” Published on IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 57, NO. 4, AUGUST 2010
- [3] Costas Argyrides, Dhiraj K. Pradhan, and Taskin Kocak “Matrix Codes for Reliable and Cost Efficient Memory Chips” Published on IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 3, MARCH 2011
- [4] Costas Argyrides, Dhiraj K. Pradhan, and Taskin Kocak “Matrix Codes for Reliable and Cost Efficient Memory Chips” published on IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 3, MARCH 2011

5



- [5] Sunita M.S and Kanchana Bhaaskaran V.S "Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data" Published on International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.1, February 2013
- [6] Xilinx ISE 6 Software Manuals and help – PDF Collection", <http://toolbox.xilinx.com/docsan/xilinx7/books/manuals.pdf>
- [7] C. Argyrides and D. K. Pradhan, "Improved decoding algorithm for high reliable reed muller coding," in Proc. IEEE Int. Syst. On Chip Conf., Sep. 2007, pp. 95–98.
- [8] A. Sanchez-Macian, P. Reviriego, and J. A. Maestro, "Hamming SEC-DAED and extended hamming SEC-DED-TAED codes through selective shortening and bit placement," IEEE Trans. Device Mater. Rel., to be published.
- [9] S. Liu, P. Reviriego, and J. A. Maestro, "Efficient majority logic fault detection with difference-set codes for memory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 1, pp. 148–156, Jan. 2012.
- [10] M. Zhu, L. Y. Xiao, L. L. Song, Y. J. Zhang, and H. W. Luo, "New mix codes for multiple bit upsets mitigation in fault-secure memories," Microelectron. J., vol. 42, no. 3, pp. 553–561, Mar. 2011.
- [11] D. Radaelli, H. Puchner, S. Wong, and S. Daniel, "Investigation of multi-bit upsets in a 150 NMtechnology, SRAM device," IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2433–2437, Dec. 2005.
- [12] E. Ibe, H. Taniguchi, Y. Yahagi, K. Shimbo, and T. Toba, "Impact of scaling on neutron induced soft error in SRAMs from an 250 nm to a 22 nm design rule," IEEE Trans. Electron Devices, vol. 57, no. 7, pp. 1527–1538, Jul. 2010.
- [13] C. Argyrides and D. K. Pradhan, "Improved decoding algorithm for high reliable reed muller coding," in Proc. IEEE Int. Syst. On Chip Conf., Sep. 2007, pp. 95–98.
- [14] C. A. Argyrides, C. A. Lisboa, D. K. Pradhan, and L. Carro, "Single element correction in sorting algorithms with minimum delay overhead," in Proc. IEEE Latin Amer. Test Workshop, Mar. 2009, pp. 652–657.
- [15] S. Baeg, S. Wen, and R. Wong, "Interleaving distance selection with a soft error failure model," IEEE Trans. Nucl. Sci., vol. 56, no. 4, pp. 2111–2118, Aug. 2009.
- [16] S. Liu, P. Reviriego, and J. A. Maestro, "Efficient majority logic fault detection with difference-set codes for memory applications," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 1, pp. 148–156, Jan. 2012.
- [17] Uros Legat, Anton Biasizzo, and Franc Novak "SEU Recovery Mechanism for SRAM Based FPGA", IEEE Transactions on Nuclear Science, Vol.51, No.5, October 2012.
- [18] M. Zhu, L. Y. Xiao, L. L. Song, Y. J. Zhang, and H. W. Luo, "New mix codes for multiple bit upsets mitigation in fault-secure memories," Microelectron. J., vol. 42, no. 3, pp. 553–561, Mar. 2011.
- [19] www.wikipedia.com

BIOGRAPHY



Mr.S. Kamalakannan, was born in Coimbatore, India, in 1985. He received

the B.E. degree in Electronics and Communication Engineering from the Anna University, Chennai, India, M.E. Wireless communication from the Karpagam Academy of Higher Studies, Coimbatore, India and Doing Ph.D in Anna University, Chennai. In 2010, he joined the Department of Electronics and Communication Engineering, Ranganathan Engineering College, Coimbatore, India as a Lecturer. Since June 2012, he has been with the Department of Electronics and Communication Engineering, SNS College of Engineering, Coimbatore, India as an Assistant Professor,

His current research interests include Digital electronics, Wireless communication and Error detection and correction codes. He is a Life Member of the Indian Society for Technical Education (ISTE) and also a member International association of Engineers (IAENG), Society of Digital information & Wireless communication (SDIWC). He presented many papers in National/International Conferences and Published papers in reputed International Journals.



S. Karthikeyan, pursuing BE-ECE in SNS College of Engineering, Coimbatore. Interested in dealing various error correction codes and published a paper titled "FPGA Implementation of Error Correction Technique Based on Decimal Matrix Code" in International conference.



K. Sathyamoorthy, pursuing BE-ECE in SNS College of Engineering, Coimbatore. He Received the Diploma in Electronics and communication engineering from the Department of Technical Education, Chennai. He Interested in Photoshop works and designing and published a paper titled "FPGA Implementation of Error Correction Technique Based On decimal Matrix Code" in International and National Conference.