



Performance Evaluation of Low Power Mongrel Flip-Flop using Duo Sleepy Stack Inverter

Hemlata¹, Rajkumar Jaiswal², Neeraj Jain³

M.Tech Scholar, ECE, MITRC, Alwar, India¹
Assistance Professor, ECE, MITRC, Alwar, India²
Associate Professor, ECE, MITRC, Alwar, India³

Abstract: In this paper inverter pairs are designed using leakage power reduction technique known as sleepy stack technique. The static CMOS inverter in conventional DDFF is replaced by sleepy stack inverters because as feature size scales down below 0.1 μ m leakage power gets increased. The simulations were performed under 90 nm technology in Tanner Tool. The supply voltage is given as 1.8V throughout for the entire simulation analysis. The leakage power and total power for static CMOS inverter and sleepy stack inverter were compared. It is observed that sleepy stack inverter has reduced leakage power to 98% and the total power is reduced to 14.2%. The total power is reduced to approximately 18%, in proposed D, flip flops. The leakage power is reduced to 90.1%. As proposed flip-flop has improved performance in term of leakage power, total power and power delay at high speed, it can be widely used in high performance application.

Keywords: Flip flops; leakage power; low power; leakage reduction, tanner simulator tool.

I. INTRODUCTION

Since the Past Decade, consumption of power in VLSI chips has rapidly been raising. The Scientist Moore's Law drives VLSI technology to rapid increases in transistor densities and radio clock frequencies. Scaling in the last few years in past year in VLSI technology it is shown that a number of transistors in a single chip raise approx 40% annually. The Operation frequency of VLSI systems raises approx 30% per year.

While capacitance and input voltages scale decrease meanwhile, consuming the power of VLSI chips is raised continuously. In another way, a cooling system cannot improve as well as the power consumption raises. Therefore in the near future chips are expected to have circumstances of cooling system, and solution for this will be costlier and inefficient.

For high optimistic gainer VLSI chip-design, the choice of the back-end approach has a significant impact on the design in term of time and cost. Making every single gate from scratch is not necessarily the best technique. Instead, an adequate set of premeditated standard cells can be applied as building blocks to design most of the operative blocks. Semiconductor manufacturers offer definitive cell

libraries, which are also promoted by CAD tools in automated design stream including the eventual physical auto-installation and routing [1,2].

However, the excerpts of the criterion cells as well as their attainment have some circumstances. Although the attainment circumstances, criterion cell libraries could be utilize for even in design of high performance VLSI chips. Generally, only a slight portion of the chips has performance-critical units, and the rest of the design could be maximally automated to trim the time without degrading the desired performance. Further, the concept of cell library can be drawn-out to support the full-custom part of the chip. Custom (in-house) cell libraries can be made and contained by the designers of the performance critical units. This results in a sharp decrease in the number of cells to be created and verified trimming the total chip layout time certainly [3,4].

Therefore, to design high performance chips, development of an efficient cell library is essential. A cell library contains a number of cells with different functionalities, where every cell might be have different size and driving capability. Two central categories of cells includes in cell library are flip-flops and latches. In any synchronous VLSI chip design these are extremely important circuit elements.



They are not only responsible for accurate timing, functionality, and performance of the chips, but also their clocked devices that consume a significant portion of the total active power. In comparing with the power crash for different design in VLSI chips, latches and flip-flops are the major part of the power consumption in synchronous systems. The components have an impact on power consumption and speed of VLSI systems, are Latches and flip-flops. Thus, analysis on low-power and high performance latches and flip-flops is necessary. A universal flip-flop with the outstanding performance, low energy usage, and high robustness in resistance to noise would be a perfect component in cell libraries. However, improving the performance of flip-flops generally involves significant power and robustness trade-offs. Hence a set of several latches and flip-flops with best performances are necessary to bind the use of more power consumption and noise-sensitive components only for smaller part of the chips with critical performance units. These elements trimmed global and unnecessary use of power as well as robustness degradations, which would result in overall trim in noise margin requiring extra careful and time consuming design.

In contrast to different published results [1-7], a wide power-performance area for each of the eight flip-flops has been covered. For compact size, useful operating ranges of the flip-flops have been identified. The design-space exploration not only enables a true comparison, but also it beat potentially large overlaps in operating range of the flip-flops. This term provides an opportunity to trim the number of different circuit topologies in a flip-flop library.

II. EXISTING D FLIP FLOPS

Flip-flop (FF) being a storage element occupies a significant space in digital circuit design such as register, counter and finite state machine. In view of its huge applications, it is important to understand its operation in details obtaining a high level of insight into its various performance metrics such as speed, power dissipation, hold-time, set-up time and area. Thus, there is a significant research effort on Flip Flop which revealed various techniques for its performance improvement and optimization.

There can be various type of FF, each having advantage/disadvantage over one another. D-FF is among commonly used FFs because of its relatively simple operation. It can be either of static or dynamic type as shown in Fig. 2 and Fig .3. In static flip-flop output data is

stored using latch whereas in dynamic flip-flop output is stored by using the node capacitance and thus it needs clock pulse at regular interval to preserve data at appropriate logic level. Static flip-flop generally utilizes more transistor than a dynamic flip-flop. Glitches and charge sharing are two drawbacks that happen in dynamic type D-FF, resulting in a different state of the circuit node voltage.

The FF can be either level or edge triggered, and thus can be classified as follows:

- Positive level triggered flip-flops
- Negative level triggered flip-flops
- Positive edge triggered flip-flops
- Negative edge triggered flip-flops
- Dual edge triggered flip-flop




Fig. 1. Dynamic D flip flop




Fig. 2. Static D-flip flop



A. Positive Level Triggered Flip-Flops

These all flip-flops are active when clock is at active high level, and don't respond to any transition in clock or when clock is at active low. Fig.3 and Fig.4 shown typical example of positive level triggered static and dynamic type D flip-flop respectively. It is clear that input data is transfer to output when clock is at logic high level.




Fig. 3. Positive level static D-flip flop




Fig. 4. Positive level dynamic D-flip flop

B. Negative Level Triggered Flip-Flops

As per name of negative level triggered flip-flops work only at active low of clock pulse. Circuit schematic of negative level triggered flip-flops by using transmission

gate shown in Fig. 5 and 6. Transmission gate based flip-flops don't need voltage boost circuit techniques as in Fig. 3 and Fig. 4 which are based on pass transistor.




Fig. 5. Negative level triggered static D-flip-flop




Fig. 6. Negative level triggered dynamic D-flip flop

C. Positive Edge Triggered Flip-Flops

When rising edge of clock is utilized to trigger the flop-flop, such flip-flops comes under the category of +ve edge triggered flip-flops. Schematic of +ve edge-triggered flip-flop shown in Fig. 5 and Fig. 6.




Fig. 7. Positive edge triggered static D-flip-flop




Fig. 8. Positive edge triggered dynamic D-flip-flop

III. PROPOSED FLIP-FLOP ARCHITECTURE

In the proposed flip flop architecture the inverter pairs are designed using leakage power reduction technique known as sleepy stack technique. The static CMOS inverter in conventional DDFF is replaced by

sleepy stack inverters because as feature size scales down below 0.1 μ m, leakage power gets improve. When a static CMOS inverter is used in low feature size technology, the supply voltage gets reduced which in turn reduces the threshold voltage. The transistors used were low threshold voltage. So there is greater risk of leakage current in this case. Short channel length and change in gate length also pave way for higher leakage. This sleepy stack technique is the combination of sleep transistor technique and forced stack technique. It uses high threshold voltage transistors and stack effect to reduce the leakage power.

The sleepy stack inverter is shown in the Fig 10. P1, P2, N1, N2 are high threshold voltage transistors. P3 and N3 are low threshold voltage transistors. P2 and N2 are sleep transistors. It operates on two modes.

A. Active mode - In active mode, S=0 and S_{bar}=1. The sleep

transistors are switched ON throughout this mode. It has faster switching time. As sleep transistors are switched on throughout, it passes the logic values from source to drain and directly into the low V_{th} transistors regardless of the status of transistors which are parallel to sleep transistors.

B. Sleep mode - In sleep mode, S=1 and S_{bar}=0. The sleep transistors are switched OFF. Though they are switched OFF, the transistors parallel to sleep transistors helps in maintaining exact logic state of the design. Reduction in leakage power is achieved by two ways. Firstly high V_{th} transistors parallel to sleep transistors are used to block the leakage current. Secondly by stack effect created by P1, P3 and N1, N3 transistors. When two or more transistor which are stacked together are turned off simultaneously, there is greater reduction in leakage current. This effect is called as stack effect. Suppose when input =1, the stacked NMOS transistors N1, N3 are switched ON and stacked PMOS transistors P1, P3 are switched OFF. Thus the stacked PMOS do not allow any leakage current to pass through. Though there is large leakage power reduction, area is a trade-off.

The proposed flip flop is shown in Fig 9. When this sleepy stack inverter pair is used in the flip flop, the overall leakage power reduction of the flip flop can be achieved by operating the flip flop in sleep mode. The total power is also reduced which can be obtained by running the flip flop in active mode. This proposed flip flop also operates as like DDFF in evaluation and pre -charge phase. The latching of input takes place at evaluation phase and



holding of the output takes place in pre-charge phase. The overlapping period (T_{ov}) of the flip flop is set as 61ps with supply voltage of 1.8V. Hold time of logic 0 (T_{hold0}) is observed to be 24ps. Hold time of logic 1 (T_{hold1}) is observed to be 35ps. The race around problem is overcome by the 1-1 overlap of CLK 1 and CLK 2.




Fig. 9. Proposed D flip-flop.




Fig. 10. Sleepy stack inverter

power and total power for static CMOS inverter and sleepy stack inverter were compared. It is observed that sleepy stack inverter has reduced leakage power to 98% and the total power is reduced to 14.2% as given.

The flip flop is operated at 1GHz clock frequency. It has a negative set up time and positive hold time with respect to 1-1 overlap of CLK and CLK_{Bar}. The power, delay and PDP are calculated at 27% data activity for the conventional D flip flops and proposed D flip flop. The total power is reduced to approximately 18%, in proposed D flip flops. It is because of switching power dissipation. The delay is maintained in the proposed D flip flop as like conventional flip flop. The leakage power and total power is calculated for different data activities of conventional and proposed flip flop.

The total power of proposed flip flop is observed to be less for 27% and 0% data activities when compared with conventional flip flop. The power consumed at 100% data activity is same for both the conventional and proposed flip flops. The static leakage performance of flip flop for various input –output patterns were analyzed. When CLK=1, D=0, Q=0 the static leakage is minimum as given. This concludes that the run-time leakage power and total power depends on the input vectors also.

TABLE 1 PERFORMANCE OF INVERTER

Flip - Flops	Leakage power (nW)	Total Power (μW)	Delay (ns)	PDP (fJ)
Conventional D Flip Flop	52.596	63.25	4.6205	292.25
Proposed Sleepy Stack	4.9852	49.17	3.7438	238.73

IV.SIMULATION AND RESULTS

The simulations were performed under 90 nm technology in Tanner Tool. The supply voltage is given as 1.8V throughout for the entire simulation analysis. The leakage



TABLE 2 PERFORMANCE OF PROPOSED D FLIP-FLOP

Inverter Type	Leakage power (pW)	Total power(nW)
CMOS	3897.6	403
Sleepy Stack	3.2497	358.1

TABLE 3 COMPARISON WITH EXISTING LITERATURE

Comparison	Leakage power (nW)	Total power (μW)	Delay (ns)	PDP (fJ)
H. Evangelene et al [1]	5.7438	50.44	4.6175	232.91
Proposed	4.9852	49.17	3.7438	238.73

V. CONCLUSION

In this paper, the inverter pairs are designed using leakage power reduction technique known as sleepy stack technique. The static CMOS inverter in conventional DDFF is replaced by sleepy stack inverters. The leakage power and total power for static CMOS inverter and sleepy stack inverter were compared. It is observed that sleepy stack inverter has reduced leakage power to 98% and the total power is reduced to 14.2% as given. Performance of proposed flip-flop has improved in terms of leakage power is 4.98 nW, total power is 49.17 μW and power delay is 3.74 ns at high speed.

Power can be further reduced by using adiabatic logic which utilizes low input as a supply voltage instead of supply. Dynamic families can also be integrated at ease with different flip flops in order to improve the speed of device.

REFERENCES

- [1]. Helga Evangelene, Rajkumar Sarma –“A Novel Low Power Hybrid Flip-flop using Sleepy Stack Inverter Pair”, in Science and Information Conference, UK, pp. 877-881, 2014
- [2]. O. Sarbishei and M. Maymandi - Nejad, “Power-delay efficient overlap based charge-sharing free pseudo-dynamic D flip flops”, in Proc. IEEE International Symposium on Circuits and Systems, pp. 637-640, 2007.
- [3]. N. Neodovic and V. G. Oklobdzija, “Hybrid latch flip-flop with improved power efficiency”, Proceedings of the 13th Symposium on Integrated Circuits and Systems Design, pp.211-215, 2000.
- [4]. H. Patrovi, R. Burd, U.Salim, F.Weber, L. DiGregorio and D. Draper, “Flow through latch and edge triggered flip flop hybrid elements”, in Proc. Digest of Technical Papers (ISSCC), pp.138-139, Feb.1997.
- [5]. Y.-F. Tsai, D. Duarte, N. Vijayakrishnan and M.J. Irwin, “Implications of technology scaling on leakage reduction techniques”, in Proc. Design Automation Conference, pp. 187-190, 2003.
- [6]. Vladimir Stojanovic and Vojin G.Oklobdzija, “Comparative Analysis of Master-Slave Latches and Flip-Flops for High- Performance and Low-Power System”, IEEE Journal of Solid-State Circuits, Vol.34, pp.536-548, 1999.
- [7]. Tschanz J., Narendra S., Chen Z., Borkar S., Sachdev M. and De V., “Comparative Delay and Energy of Single Edge-Triggered and Double Edge-Triggered Pulsed Flip-Flops for High Performance Microprocessors”, IEEE International Symposium on Low Power Electronics and Design, pp. 147 – 152, 2001.
- [8]. Gary K.Yeap, “Practical Low power Digital VLSI Design”, Kluwer Academic Publishers, 1998.




Fig. 11. Output waveform of proposed method



- [9]. R. Hossain, L. D. Wronski and A. Albicki, "Low power design using double edge triggered flip-flops", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 2, No. 2, pp. 261-265, 1994.
- [10]. Narendra S., Tschanz J., Hofsheier J., Bloechel B., Vangal, S., Hoskote Y., Tang S., Somasekhar D., Keshavarzi A., Erraguntla V., Dermer G., Borkar N., Borkar S., De V., "Ultra-low voltage circuits and processor in 180nm to 90nm technologies with a swapped-body biasing technique", Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. IEEE International, pp. 156-518 Vol.1, 15-19, 2004.
- [11]. C. K. Teh, T. Fujita, H. Hara and M. Hamada, "A 77% energy saving 22-transistor single phase clocking D-flip-flop with adoptive-coupling configuration in 40nm CMOS", ISSCC Dig. Tech. Papers, pp. 338-339, 2011.
- [12]. N. Kawai, S. Takayama, J. Masumi, N. Kikuchi, Y. Itoh, K. Ogawa and Y. Tanaka, "A fully static topologically-compressed 21-transistor flip-flop with 75% power saving", IEEE J. Solid-State Circuits, Vol. 49, No.11, pp. 2526-2533, 2014.

AUTHOR'S PROFILE



Hemlata is presently pursuing M.Tech in department of Electronics & Communication Engineering of Modern Institute of Technology & Research Centre, Alwar. She has received her B.Tech degree in department of Electronics and

Communication Engineering from Uttar Pradesh Technical University Lucknow (UP) in 2013. She has received Diploma in Electronics Engineering from Board of Technical Education Uttar Pradesh Lucknow in 2010. She has attended several short term courses & workshops. Her fields of interest are Digital Communication, Networking and VLSI domain.
[Email- hemasingh614@gmail.com](mailto:hemasingh614@gmail.com)



Mr. Rajkumar Jaiswal is presently working as an Assistant Professor in department of Electronics & Communication Engineering of Modern Institute of Technology & Research Centre, Alwar. He has received his M.Tech degree from Networks

and Internet Engineering department of Pondicherry Central University Campus (Pondicherry) in 2015. He has 4 year teaching Experience in department of Electronics and Communication Engineering. He has published 4 research papers in National &

International Journals & Conferences. He has attended several short term courses & workshops. His field of interest are VLSI domain, Wireless Sensor Networks, Digital Image Processing, Optical Communication, Embedded System etc. Email- jswalpondiuni@gmail.com



Dr. Neeraj Jain is presently working as an Associate Professor in department of Electronics & Communication Engineering of Modern Institute of Technology & Research Centre, Alwar. He has received his M.E.(Hons.) degree from Electrical Engineering department of NITTTR Chandigarh (Panjab University) in 2009. He has completed his Ph.D. from Electronics Engineering department of Rajasthan Technical University, Kota in 2018. He has published 31 research papers in National & International Journals & Conferences. He is life member of Institution of Engineers (IE), India & International Association of Engineers (IAENG), Hong Kong. He is also certified Chartered Engineer. He has attended several short term courses & workshops. He is also author of a book "Biomedical Instrumentation". Under his guidance 8 M.Tech. Scholars have completed M. Tech. Thesis & 5 are ongoing. Dr. Jain has 3 years industry experience and visited several industries & research institutes. His field of interest are Digital Signal Processing, Signal & System, Biomedical Electronics, Optical Communication, Meta-Heuristic Algorithms, Modern Control Theory, Linear Integrated Circuits etc. Email- njain741@yahoo.co.in