



Parallel FIR and IIR Filters fault tolerance Based on Error Correction Codes

Parthiban Sripaarkavi⁽¹⁾Dr.G.V.Maha Lakshmi⁽²⁾

¹P.G Scholar, Dept of ECE, Sreenidhi Institute of Science and Technology, Yamnampet, Ghatkesar Mandal, Ranga Reddy Dist, Telangana, India.

²Professor, Dept of ECE, Sreenidhi Institute of Science and Technology, Yamnampet, Ghatkesar Mandal, Ranga Reddy, Telangana, India.

Abstract:

Programmed channels are predominantly applied as a factor of standard qualifying and correspondence framework. Sometimes, the dependability of those plans is fundamental, and blame tolerant channel executions are required. Throughout the years, numerous methods that exploit the channels architecture and properties to carry out adjustment to internal failure have been proposed. As innovation scales, it empowers more stupendous frameworks that unify many channels. In those mind-boggling frameworks, it is regular that a portion of the channels works in parallel, for instance, by applying a related channel to varied information signals. Lately, a primitive measure that confronts upon the adjacency of parallel channels to accomplish adaptation to un-critical failure has been introduced. In this short, thought is summed up to demonstrate that parallel channels can be assured utilizing blunder adjustment codes (ECC) in which each channel is what might as well be called a bit in a conventional ECC. This new plan permits more proficient insurance when a number of parallel channels are extensive. The system is assessed utilizing a contextual analysis of parallel limited motivation reaction channels demonstrating the adequacy as far as insurance and usage cost.

Keywords: Soft errors, the hamming code, parallel filters Error correction codes (ECCs), filters

1. INTRODUCTION

Electronic circuits are progressively present in the car, medical, and space applications where unwavering quality is basic. In those applications, the

circuits need to give some level of adaptation to internal failure. This need is additionally expanded by

the natural unwavering quality difficulties of cutting-edge CMOS upgrading that embody, e.g., generating varieties and gentle indiscretion. Various strategies can be utilized to shield a circuit from blunders.

Those range from alterations in the assembling procedure of the circuits to diminish the volume of blunders to including repetition at the rationale or framework level to guarantee that mistakes don't influence the framework usefulness [1].

To include excess, a general procedure known as triple particular repetition (TMR) can be utilized. The TMR, which triplicates the summary and adds voting rationale to revise mistakes, is usually applied. In any case, it effectively propagates the section and energy of the circuit, something that may not be worthy in a few applications. Almost, when the circuit to be insured has algorithmic or basic properties, a superior alternative can be to misuse those properties to actualize adaptation to internal breakdown. For instance, standard qualifying circuits for which particular systems have been proposed throughout the years [2].

Computerized channels are a standout amongst the most usually utilized flag preparing circuits and a few strategies have been proposed to shield them from blunders. The greater part of them has concentrated on limited motivation reaction (FIR) channels. For instance, in [3] the utilization of decreased accuracy imitations was proposed to diminish the cost of executing measured excess in FIR

channels. In [4] a linkage between the memory components of an FIR channel and the information arrangement was utilized to distinguish blunders.

Different plans have abused the FIR properties at a word level to likewise accomplish adaptation to perfunctory failure [5]. The usage of expansion of number frameworks and number-crunching codes [7] has likewise been proposed to secure channels. Subsequently, the utilization of diversified usage structures of the FIR channels to revise blunders with just a single excess module has likewise been proposed [8]. In every one of the strategies specified up until this point, the assurance of a solitary channel is considered.

Because in IIR, the strategies utilized for distinguishing blunders are Concurrent, test execution could be utilized to identify perpetual mistakes and this strategy isn't pertinent to transient blunders. The plan in Non-simultaneous error exploration and adjustment in blame tolerant discrete-time LTI dynamic frameworks [3] could likewise be utilized, however it is more reasonable for blunder amendment and this plan requires an extra deferral. So, in the event that we increment the delay, this may prompt the builds the inertness of the channel.

Notwithstanding, it is progressively basic to discover frameworks in which a few channels work in lateral. This is the plight in channel banks [9] and in numerous cutting-edge correspondence frameworks [10]. For those frameworks, the security of the channels can be tended to a more elevated amount by considering the parallel channels as the piece to be provided. This ideology was explored in [11], where two parallel channels with a similar reaction that handled diverse information signals were considered. It was demonstrated that with just a single excess duplicate, single mistake adjustment can be accomplished. Consequently, an enormous cost declination contrasted and TMR was gotten.

In this short, a general plan to secure parallel channels is exhibited. As in [11] parallel channels with a similar reaction that procedure distinctive information signals are studied. The advanced proposal depends on wield of blunder amendment codes (ECC)

utilizing each of the channel yields as what might as well be called a bit in an ECC codeword. This is a conjecture of the plan exhibited in [11], and empowers more productive executions when the capacity of parallel channels is huge. The plan can likewise be utilized to give all the more capable insurance utilizing propelled ECCs that can adjust disappointments in products modules.

II. PARALLEL FILTERS WITH THE SAME RESPONSE

A discrete time filter enforces the consecutive equation:

$$y[n] = \sum_{l=0}^{\infty} x[n-l] \cdot h[l]$$

Where $x[n]$ is the information flag, $y[n]$ is the yield, and $h[l]$ is the motivation reaction of the channel [12]. At the point when the reaction $h[l]$ is nonzero, just for a limited number of tests, the channel is known as an FIR channel, generally, the channel is a boundless drive reaction (IIR) channel.

There are a few structures to execute both FIR and IIR channels. In the accompanying, an arrangement of k parallel channels with a similar reaction and diverse information signals are considered. These parallel channels are exhibited in the Fig. 1. This sort of channel is found in some correspondence a framework that utilizes a few diverts in parallel.




Fig.1. Parallel filters with the same response.

In information procurement and handling, applications are additionally fundamental to channel a few signs with a familiar reaction. A fascinating property for these parallel channels is that the whole of any mix of the yields $y_i[n]$ can likewise be acquired by including the relating inputs $x_i[n]$ and separating the subsequent flag with a similar channel $h[l]$. For instance:

$$y_2(n)+y_3(n)=\sum_{l=0}^{\infty}(x_2(n-l)+x_3(n-l))h(l) \quad (1)$$

III. PROPOSED METHOD

The new method depends on the utilization of the ECCs. A straightforward ECC takes a piece of k bits and produces a square of n bits by including $n-k$ equality check bits [13]. The equality check bits are XOR intermix of the k information bits. By legitimately planning those blends it is conceivable to distinguish and amend mistakes.

For instance, let us consider a basic Hamming code [4]. The Hamming guideline is communicated by the accompanying disparity.

$$2^p >= d + p + 1 \quad (2)$$

Here d = number of information data. P = number of parity bits or redundancy bits.

Computing of the parity bits is stated below:

$$\begin{aligned} P(1) &= D_3 \oplus D_5 \oplus D_7 \oplus D_9 \oplus D_{11} \\ P(2) &= D_3 \oplus D_6 \oplus D_7 \oplus D_{10} \oplus D_{11} \\ P(4) &= D_5 \oplus D_6 \oplus D_7 \\ P(8) &= D_9 \oplus D_{10} \oplus D_{11} \end{aligned} \quad (3)$$

And so on.

For instance, let us consider a straightforward Hamming code [14] with $k = 4$ and $n = 7$. For this circumstance, the triple equality check bits $p1, p2, p3$

are registered as an element of the information bits $d1, d2, d3, d4$ as follows:

$$\begin{aligned} p1 &= d_1 \oplus d_2 \oplus d_3 \\ p2 &= d_1 \oplus d_2 \oplus d_4 \\ p3 &= d_1 \oplus d_3 \oplus d_4 \end{aligned} \quad (4)$$

The information and equality check bits are put away and can be recouped later regardless, of the possibility that there is a blunder in one of the bits. This is finished by recalculating the equality check bits and contrasting the outcomes and the factors put away. In the manifestation studied, an indiscretion on $d1$ will cause mistakes on the three equality checks; a blunder on $d2$ just in $p1$ and $p2$; a mistake on $d3$ in $p1$ and $p3$; lastly an inaccuracy on $d4$ in $p2$ and $p3$. Hence, the information bit in fault can be found and the mistake can be updated. This is generally defined regarding the creating G and equality checks the H grids. For, the Hamming code contemplate in the illustration, those are given by,

$$G = \begin{bmatrix} 1 & 0 & 0 & 0 & 1 & 1 & 1 \\ 0 & 1 & 0 & 0 & 1 & 1 & 0 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 1 & 1 \end{bmatrix} \quad H = \begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 0 \\ 1 & 1 & 0 & 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & 1 \end{bmatrix} \quad (5)$$

Encoding is finished by figuring $y = x \cdot G$ and blunder discovery is finished by recorded $s = y \cdot H^T$, where the administrator • hinge on the section two expansion (XOR) and enhancement. The restorative is resolved using the vector s , known as the disorder, to diversify the bit in blunder. The comparison of evaluation of s to blunder position is caught in Table I.

Table I

ERROR LOCATION IN THE HAMMING CODE

$s_1 s_2 s_3$	Error Bit Position	Action
0 0 0	No error	None
1 1 1	d_1	correct d_1
1 1 0	d_2	correct d_2
1 0 1	d_3	correct d_3
0 1 1	d_4	correct d_4
1 0 0	p_1	correct p_1
0 1 0	p_2	correct p_2
0 0 1	p_3	correct p_3

Location of error in hamming code:

From Table I, we can observe:

- If $s_1s_2s_3$ is 000 at that point there is no mistake in bit positions.
- If $s_1s_2s_3$ is 111 at that point there is a mistake in bit position d_1 .
- If $s_1s_2s_3$ is 110 at that point there is a blunder in bit position d_2 .
- Similarly, if the esteem is 011 at that point there is n blunder in bit position d_4 .
- If we realize the stance of fault then we require amending the indicated positions.

For instance, a blunder on channel y_1 will cause mistakes on the checks of $z_1, z_2,$ and z_3 . Also, mistakes on alternate channels will cause blunders on an alternate caucus of z_i . Simultaneously with the conventional ECCs, the blunder can be found and amended. [6] proposed a system, Low Voltage Differential Signaling (LVDS) is a way to communicate data using a very low voltage swing (about 350mV) differentially over two PCB traces. It deals about the analysis and design of a low power, low noise and high speed comparator for a high performance Low Voltage Differential Signaling (LVDS) Receiver. The circuit of a Conventional Double Tail Latch Type Comparator is modified for the purpose of low-power and low noise operation even in small supply voltages. The circuit is simulated with 2V DC supply voltage, 350mV 500MHz sinusoidal input and 1GHz clock frequency. LVDS Receiver

using comparator as its second stage is designed and simulated in Cadence Virtuoso Analog Design Environment using GPDK 180nm .By this design, the power dissipation, delay and noise can be reduced.

$$Z_1[n] = \sum_{p=0}^{\infty} (x_1(n-p) + x_2(n-p) + x_3(n-p)) \cdot h(p)$$

$$Z_2[n] = \sum_{p=0}^{\infty} (x_1(n-p) + x_2(n-p) + x_4(n-p)) \cdot h(p)$$

$$Z_3[n] = \sum_{p=0}^{\infty} (x_1(n-p) + x_3(n-p) + x_4(n-p)) \cdot h(p)$$

(6)

Checking is done by testing if

$$Z_1[n] = y_1[n] + y_2[n] + y_3[n]$$

$$Z_2[n] = y_1[n] + y_2[n] + y_4[n]$$

$$Z_3[n] = y_1[n] + y_3[n] + y_4[n].$$

(7)

For instance, a blunder on channel y_1 will cause mistakes on the checks of $z_1, z_2,$ and z_3 . Also, mistakes on alternate channels will cause blunders on an alternate caucus of z_i . Simultaneously with the conventional ECCs, the blunder can be found and amended.

The familiar suggestion is depicted in the Fig. 2. It can be watched that enhancement is accomplished with just three repetitive channels.

For the channels, a modification is accomplished by remarking the wrong yields, utilizing whatever is left of the information and check concedes. For instance, when an error on y_1 is identified, it can be restored by making

$$y_{c1}[n] = z_1[n] - y_2[n] - y_3[n].$$

(8)

Complementary equations can be used to rectify errors in the rest of the data outputs.




Fig. 2: Proposed scheme for four filters and a Hamming code.

In our case, we can define the check matrix as

$$H = \begin{bmatrix} 1 & 1 & 1 & 0 & -1 & 0 & 0 \\ 1 & 1 & 0 & 1 & 0 & -1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0 & -1 \end{bmatrix} \quad (9)$$

And calculate $s = y H^T$ to detect errors. At that point, the vector s is additionally used to distinguish the channel from the blunder. For our case, a nonzero to decide a value in vector s is comparable to 1 in the conventional Hamming code. A zero arouses in the check, differentiates to a 0 in the conventional Hamming code.

It is vital to take note of that because of various limited exactness impacts in the first and check channel performance, the analysis in (7) can emphasize little contrasts. Those features will rely upon the quantization significance in the channel executions that have been extensively contemplated for various channel structures.

From the above recipes, obviously, the technique can be utilized for any number of parallel channels and can utilize any direct sample code. This ideology is to a greater extent significant when the total of channels is extensive i.e., for bigger k esteems. By the way of illustration, when $k = 11$, precisely four

surplus channels are adequate to give the single inaccuracy alteration. This is equivalent with reference to customary ECCs for which the square size increments considering the overhead abatements as.

The mistakes are additionally raised when performing encoding and deciphering where a number of carbon copies, preferences, and subduction are comprised. These blunders may demonstrate a little impact on the framework multifaceted nature.

From the condition (7) it can be watched that the blunder in the viper of y_1 and y_2 will influence twain Z_1 and Z_2 . One procedure is to evade from these blunders is rationale sharing by each of the Z_i is to process autonomously.

IV.CASE STUDY

To assess the viability of the proposed conspire, a contextual investigation is employed. An arrangement of parallel FIR channels with 16 coefficients is determined. The information and coefficients are associated with 8 bits. The channel yield is associated with 18 bits. For the check channels z_i , since the data is the summation of a few information sources x_j , the information bit-width is attained out to 10 bits. Of referring to a specific amount, the limit is employed as a part of the correlations to such an extent that mistakes littler than the edge are not considered blunders.

The initial one is a section of four parallel channels, for this, a Hamming code with $k = 4$ and $n = 7$ is taken. From the table II, it is noticed that the contrast between past strategies and the suggested method. This process has been performed in HDL and mapped to a Xilinx Virtex 4 XC4VLX80 gadget.



Table II

RESOURCE COMPARISON FOR FOUR FIR AND IIR FILTERS

Logic Utilization	TMR	FIR (Proposed method)	IIR (Proposed method)
Number of slices	9020	900	29866
Number of slice flip flops	3984	532	3675
Number of 4 input LUT'S	17256	1524	56799

V.RESULTS

From the contextual analysis, it is affirmed that the proposed technique can decrease the execution cost impressively contrasted and the TMR. This proposed technique additionally furnishes diminishments when contrasted and different strategies as given in [7]. As examined some time recently, when the abundance of channels is substantial the decreases are bigger. The second gauge is to evaluate the adequacy of the strategy to adjust mistakes. As a rule, mistakes have been haphazardly embedded in inputs and the coefficients of the channels. In each one of those circumstances, the sole blunders were identified and those single inaccuracies are renewed. From the consequences in table II, it is watched that less utilization of computerized hardware and exact outcomes are getting with the proposed technique when contrasted with past TMR strategy. In the whole case, absolutely 8000 mistakes for the information sources and 8000 blunders for the channel coefficients were embedded. It is accomplished in the peculiar replication runs. This affirms the adequacy of the strategy to amend single blunders.

VI. CONCLUSIONS

It is another technique to ensure parallel channel which is widely utilized as a part of flag preparing and an intersection. These scenarios rely upon applying Error Correction Codes to the parallel channels that yields to find the mistakes and right the blunders. This procedure can be utilized for parallel

channels which have a comparable reaction and should progress divergent information signals. A contextual investigation has likewise been examined to demonstrate the adequacy of the strategy. The adequacy is only as for as mistake remedy and furthermore the circuit aloft. This system gives an inclusive number of advantages to the bigger number of parallel channels which is voluminous. This suggested approach is united to the IIR channels. The outcomes appear in the above Table I. We can enhance the outcomes in consideration of IIR channel. The extension of the technique is that the parallel channels that are having similar information and with the unique drive the responses are furthermore an issue for the future work.

References

- [1] B. Shim and N. Shanbhag, "Energy-efficient soft error-tolerant digital signal processing" IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 4, pp. 336–348, Apr. 2006.
- [2] I. Bayraktaroglu and A. Orailoglu, "Low-cost concurrent test implementation for linear digital systems" in Proc. IEEE Eur. Test Workshop, 2000, pp. 140–143.
- [3] C. N. Hadjicostis, "Non-concurrent error detection and correction in fault-tolerant discrete-time LTI dynamic systems" IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 50, no. 1, pp. 45–55, Jan. 2003.
- [4] R. W. Hamming, "Error correcting and error detecting codes" Bell Syst. Tech. J. vol. 29, pp. 147–160, Apr. 1950.
- [5] Zhen Gao, Pedro Reviriego, Wen Pan, Zhan Xu, "Fault-Tolerant Parallel Filters Based on Error Correction Codes" IEEE Trans on very large scale integration (VLSI) systems, vol. 23, no. 2, February 2015.
- [6] Christo Ananth, Bincy P Chacko, "Analysis and Design of Low Voltage Low Noise LVDS Receiver",



IOSR Journal of Computer Engineering (IOSR-JCE),
Volume 9, Issue 2, Ver. V (Mar - Apr. 2014), PP 10-18

[7] Y. Z. Gao, W. Yang, X. Chen, M. Zhao, and J. Wang, "Fault missing rate analysis of the arithmetic residue codes based fault-tolerant FIR filter design" in Proc. IEEE IOLTS, Jun. 2012, pp. 130–133.

[8] M.Nicolaids, "Design for soft error mitigation" IEEE Trans. Device Mater.Rel., vol. 5, no. 3, pp. 405-418, Sep. 2005.

[9] T.Hitana and A.K.Deb,"Bridging concurrent and non-concurrent error detection in FIR filters" in Proc. Norchip Conf.,2004, pp. 75-78.

[10] Y.-H. Huang,"High-efficiency soft-error-tolerant digital signal processing using fine-grain subword-detection processing" IEEE Tran. Very Large Scale Integr. (VLSI) Syst, vol. 18, no. 2, pp. 291-304.

[11] S.Pontarelli, G.C.Cardarilli, M. Re, and A.Salsano, "Totally fault tolerant RNS based FIR filters" in Proc.IEEEIOLTS, Jul. 2008, pp. 192- 194.

