



# **INPUT BASED DYNAMIC RECONFIGURATION OF APPROXIMATE ADDER/SUBTRACTOR OPERATIONS FOR VIDEO ENCODING**

**G. Ravi Kishore<sup>(1)</sup>**

**K. Naresh Kumar<sup>(2)</sup>**

<sup>1</sup>Associate Professor, Dept of ECE, VidyaJyothi Institute of technology, Aziz nagar, moinabad, Ranga Reddy, Telangana, India

<sup>2</sup>PG Scholar, Dept of ECE, VidyaJyothi Institute of technology, Aziz nagar, moinabad, Ranga Reddy, Telangana, India

**Abstract:** The field of estimated registering has gotten huge consideration from the examination group in the previous couple of years, particularly with regards to different flag handling applications. Picture and video weight estimations, for instance, JPEG, MPEG, and so on, are particularly appealing probability for unpleasant enrolling, since they are tolerant of figuring imprecision as a result of human vagary, which can be abused to recognize uncommonly control capable executions of these computations. In any case, existing construed outlines normally settle the level of gear appraise statically and are not adaptable to enter data. This paper watches out for this issue by proposing a reconfigurable inaccurate building for MPEG encoders that redesigns control usage with the target of keeping up a particular Peak Signal-to-Noise Ratio (PSNR) restrict for any video. Toward this end, we design reconfigurable snake/subtractor squares (RABs), which can modify their level of figure, and as needs be consolidate these pieces in the development estimation and discrete cosine change modules of the MPEG encoder. We propose two heuristics for consequently tuning the estimate level of the RABs in these two modules amid runtime in view of the attributes of every individual video. Exploratory outcomes

demonstrate that our approach of powerfully altering the level of equipment guess in view of the info video regards the given quality bound (PSNR debasement of 1%– 10%) crosswise over various recordings while accomplishing a power

setting aside to 38% over a regular non approximated MPEG encoder design

**Keywords:** Approximate circuits, approximate computing, low power design, quality configurable

## **I. INTRODUCTION**

Presenting a constrained measure of figuring imprecision in picture and video handling calculations frequently brings about an immaterial measure of distinguishable visual change in the yield, which makes these calculations as perfect possibility for the utilization of estimated processing structures. Estimated processing structures misuse the way that a little unwinding in yield rightness can bring about fundamentally less complex and lower control executions. Regardless, most vague hardware models proposed so far experience the evil impacts of the requirement that, for by and large changing data parameters, it ends up being hard to give a quality bound on the yield, and every so often, the yield quality may be amazingly spoiled. The guideline



reason behind this yield quality instability is that the level of figure (DA) in the hardware configuration is settled statically and can't be adjusted for different data sources. One possible cure is to get a traditionalist approach and use a low DA in the gear with the objective that the yield precision isn't fundamentally impacted. Regardless, such a preservationist approach will, of course, unquestionably influence the power hold finances too.

### MPEG Compression Scheme

MPEG has for long been the most favored video pressure conspire in current video applications and gadgets. Utilizing the MPEG-2/MPEG-4 norms, recordings can be crushed to little sizes. MPEG utilizes both bury outline and intra outline encoding for video pressure. Intra outline encoding includes encoding the whole casing of information, while interframe encoding uses prescient and interpolative coding methods as methods for accomplishing pressure. The interframe variant adventures the high worldly repetition between nearby edges and just encodes the distinctions in data between the casings, in this manner bringing about more prominent pressure proportions. Likewise, movement repaid interpolative coding downsizes the information assist using bidirectional forecast. For this situation, the encoding happens in light of the contrasts between the present edge and the past and next edges in the video succession.

MPEG encoding includes three sorts of casings:

- 1) I-frames (intraframe encoded);
- 2) P-frames (predictive encoded); and
- 3) B-frames (bidirectional encoded).

As apparent from their names, an I-outline is encoded totally as it is with no information misfortune. AnI-outline for the most part goes before every MPEG information stream. P-outlines are developed utilizing the contrasts between the present casing and the instantly going before I or P outline. B-outlines are delivered with respect to the nearest two I/P outlines on either side of the present edge. The I, P, and B outlines are additionally compacted when subjected to DCT, which wipes out the current interframe spatial repetition however much as could reasonably be expected. A noteworthy segment of the interframe encoding is spent in ascertaining movement vectors (MVs) from the figured contrasts. Each non encoded outline is partitioned into littler.




Fig 1.MPEG encoder block diagram.

full scale squares (MBs), commonly 16×16 pixels. Every MV has a related MB. The MVs really contain data in regards to the relative removals of the MBs in the present edge in correlation with the reference. These are figured by extricating the base estimation of whole of supreme contrasts (SADs) of a MB as for every one of the MBs of the reference outline. The resultant vectors are likewise encoded alongside the casings. Be that as it may, this isn't adequate to give a precise depiction of the genuine casing. Consequently, notwithstanding the MVs, a lingering blunder is figured, which is then compacted utilizing DCT. It



has been demonstrated that the ME and DCT squares are the most computationally costly parts of a MPEG encoder. The diverse advances engaged with performing MPEG pressure are appeared in Fig. 1

### Quality of a Video

The value of the encoding operation can be resolved from the yield nature of the decoded video. Target measurements, for example, Peak Signal-to-Noise Ratio (PSNR), SAD, et cetera, have a decent connection with the subjective methods of measuring the nature of the recordings. Thus, we have used the well known and basic PSNR metric as a methods for video quality estimation. PSNR is a full-reference video quality evaluation strategy, which uses a pixel-to-pixel contrast regarding the first video. In this paper, PSNR of a video is characterized as the normal PSNR over a steady number of edges (50) of the video.

### Approximate adders:

Adders are used for ascertaining the expansion (or entirety) of two parallel numbers. Two normal sorts of adders are the swell convey viper (RCA) and the convey look forward snake (CLA). In a n-bit RCA, n 1-bit full adders (FAs) are fell; the convey of every FA is spread to the following FA, hence the deferral of RCA develops in extent to n (or  $O(n)$ ). A n-bit CLA comprises of n SPGs, which work in parallel to create the total, produce ( $g_i = a_i b_i$ ) and proliferate ( $p_i = a_i + b_i$ ) flags, and associated with a convey look forward generator. For CLA, all conveys are created specifically by the convey look forward generator utilizing just the produce and proliferate signals, so the postponement of CLA is logarithmic in n (or  $O(\log(n))$ ), in this way essentially shorter than that of RCA. Be that as it may, CLA requires

bigger circuit territory and higher power scattering. The convey look forward generator turns out to be exceptionally perplexing for vast n. The territory multifaceted nature of CLA is  $O(n \log(n))$  when the fan-in and fan-out of the constituent doors are settled. Numerous estimate plans have been proposed by decreasing the basic way and equipment unpredictability of the exact snake. An early procedure depends on a theoretical operation. In a n-bit theoretical snake, each whole piece is anticipated by its past k less critical bits (LSBs) ( $k < n$ ). A theoretical outline makes a viper fundamentally quicker than the regular plan. Portioned adders are proposed. A n-bit sectioned viper is actualized by a few littler adders working in parallel. Consequently, the convey proliferation chain is truncated into shorter sections. Division is additionally used, yet their convey contributions for each sub-viper are chosen in an unexpected way. This sort of snake is alluded to as a convey select viper. Another technique for decreasing the basic way postponement and power dissemination of a customary snake is by approximating the full viper; the rough viper is typically connected to the LSBs of an exact snake. In the continuation, the estimated adders are partitioned into four classifications.

## II. LITERATURE SURVEY

There has been a great deal of exertion in building vitality effective video pressure plans. A significant number of them are identified with the particular instance of a MPEG encoder. Diverse techniques for control lessening incorporate algorithmic alterations, voltage over-scaling, and loose calculation of measurements. The presentation of inexact figuring systems has opened up altogether new open doors in building low-control video pressure designs. Estimated





registering strategies accomplish a lot of energy reserve funds by presenting a little measure of blunder or error into the rationale piece. Distinctive methodologies for estimate incorporate mistake presentation through voltage over scaling, clever rationale control, and circuit improvement utilizing couldn't care less based advancement procedures. The strategies present imprecision by supplanting adders with their rough partners. The inexact adders are gotten by astutely erasing a portion of the transistors in a mirror snake. A vital point to note is that these rough circuits are hardwired and can't be changed without re combining the whole circuit. There likewise exist occasions of approximations presented in a MPEG encoder. The greater part of them abuse the innate mistake versatility of the movement estimation (ME) calculation, which brings about minor quality corruption. For instance, Moshnyagaet al. utilize a bit width pressure system to lessen control utilization of video outline memory. He and Liou and Heet al. utilize bit truncation to present approximations in the ME square of a MPEG encoder. A versatile piece covering strategy is proposed, where the creators propose to truncate the pixels of the present and past edges required for ME relying on the quantization step. Notwithstanding, such a coarse-grained input truncation is relevant just to the particular instance of ME and gives unsuitable outcomes for different squares, for example, discrete cosine change (DCT), which requires a better control over mistake. appear, helps in keeping up better control over application-level quality measurements while at the same time receiving the power utilization rewards of equipment guess. Our proposed system can consequently modify the degree of equipment estimate progressively in view of the video qualities. What's more, such unique reconfiguration likewise gives clients a control

handle for shifting the yield nature of the recordings and the power utilization for the battery-controlled media gadgets.

### III. PROPOSED SYSTEM

#### Reconfigurable Adder/Subtractor Blocks

Dynamic variety of the DA should be possible when each of the snake/subtractor squares is outfitted with at least one of its surmised duplicates and it can switch between them according to necessity. This reconfigurable engineering can incorporate any rough form of the adders/subtractors. As a kind of perspective, Guptaet al. proposed six various types of inexact circuits for adders. Nonetheless, it likewise should be guaranteed that the extra range overheads required for developing the reconfigurable rough circuits are negligible with adequately expansive power investment funds. As cases, we have picked the two most innocent strategies introduced, to be specific, truncation and guess 5, for approximating the snake/subtractor pieces. The last one can likewise be conceptualized as an improved rendition of truncation as it just transfers the two 1-bit inputs, one as Sum and alternate as Carry Out (Choice 2). In the event that A, B, and Cin are the 1-bit contributions to the full snake (FA), at that point the yields are  $Sum=B$  and  $Cout=A$ . The resultant truth-table demonstrates that the yields are right for the greater part of all info mixes, subsequently turned out to be a superior guess mode than truncation. The proposed conspire replaces every FA cell of the adders/subtractors with a double mode FA (DMFA) cell (Fig. 5) in which every FA cell can work either in completely precise or in some estimate mode relying upon the condition of the control flag APP.

TABLE-I

POWER CONSUMPTION OF DIFFERENT DMFA MODES

Original FA ( $\mu$ W)	DMFA Accurate Mode ( $\mu$ W)	DMFA Approximate Mode ( $\mu$ W)
1.53	1.74	0.01




Fig 2:1-bit DMFA

A rationale high estimation of the APP flag means that the DMFA is working in the inexact mode. We term these adders/subtractors as RABs. Note that the FA cell is control gated while working in the surmised mode. Blend and assessment of energy utilization of a 16-bit RCA were performed in Synopsys Design and Power Compiler and the comparing comes about are depicted in Table I.

Our examinations have shown an insignificant refinement in the power usage of DMFA when worked in both of the two guess modes. From now on, with no loss of all inclusive statement, estimate 5 was chosen for its higher probability of giving the correct yield result than truncation, which unendingly yields 0 autonomous of the data. Fig. 5 shows the rationale piece graph of the DMFA cell, which replaces the constituent FA cells of a 8-bit RCA, as showed up in Fig.3.2. In addition, it moreover contains the gauge controller for creating the fitting select signs for the multiplexers.




Fig.3. 8-bit reconfigurable RCA block

A multimode FA cell would give even a better other choice than the DMFA from the reason for controlling the estimation degree. In any case, it



furthermore grows the versatile nature of the decoder block used for certifying the benefit select signs to the multiplexers and furthermore the rationale overhead for the multiplexers themselves. This undermines the fundamental objective as most of the power hold subsidizes that we get from approximating the bits are lost. Or maybe, the two-mode decoder and the 2:1 multiplexers have inconsequential overhead and besides give satisfactory request over the gauge degree.

### **DMFA Overhead:**

The power gating transistor and the multiplexers of the DMFA are intended to acquire the minimum conceivable overhead. Our analyses demonstrate that exchanging energy of the CMOS transistors contributes toward the majority of the aggregate power utilization of the FA and DMFA squares. Table I shows the power utilization of FA and DMFA for various modes got by thorough recreation in Synopsys NanoSim. It demonstrates that the power increments by  $0.21 \mu\text{W}$  when we work DMFA in precise mode as contrasted and the first FA piece. This distinction in power can be ascribed primarily to the expansion in stack capacitance of the FA obstruct because of the expansion of the information capacitance of the interfaced multiplexers. A little segment of the aggregate power is contributed by the extra exchanging of the multiplexers. Table I additionally demonstrates that the power expended amid DMFA estimated mode is practically insignificant when contrasted and the precise mode, which is because of the power gating of the FA hinder by the pMOS transistor, as appeared in Fig. 5. Reduction in the information exchanging movement of the multiplexers is additionally an auxiliary reason for this little measure of energy. The extra overhead because of

exchanging of the power gating transistor can be disregarded, since its exchanging movement is little because of the idea of our exchanging calculations. This is for the most part due to the spatial and worldly region of the pixel esteems crosswise over successive edges. The idea of RAB can likewise be stretched out to other viper models too. Snake structures, for example, CBA and CSA, which additionally contain FA as the central building square, can be made precision configurable by coordinate substitution of the FAs with DMFAs. Different assortments, as CLA and tree adders, utilize diverse sorts of convey spread and produce hinders as their essential building units, and thus require some extra changes to work as RABs. For instance, we actualized a 16-bit CLA comprising of four distinct sorts of fundamental pieces (Fig. 8) contingent on the nearness of sum(S), Cout, convey engendering (P), and convey age (G) at various levels. We address the essential pieces exhibit at the first (or lowermost) level of a CLA, which have inputs coming in straightforwardly, as convey look forward squares, CLB1 and CLB2. The distinction among them being that CLB1 produces an extra Cout flag contrasted and CLB2. Their relating double mode variants, DMCLB1 and DMCLB2, have both S and P approximated by input operand B and both Cout and G approximated by input operand An, as appeared in Fig. 4. The essential pieces exhibit at the more elevated amounts of CLA progressive system are signified as spread and create squares, PGB1 and PGB2. For this situation, PGB1 produces an additional Cout yield as contrasted and PGB2.






Fig.4. 1-bit dual-mode carry propagate generate blocks.

As showed up in Fig.4, the configurable twofold mode variations, DMPGB1 and DMPGB2, use inputs PA and GB as approximations for yields P and G, separately, while working in the assessed mode.




Fig.5. 8-bit reconfigurable CLA block.

These approximations were chosen observationally guaranteeing that the proportion of the likelihood of right yield to the extra circuit overhead for each of the pieces is extensive. Table II abridges the yields of each of the double mode pieces while working in either exact or surmised mode.

TABLE-II

DUAL-MODE BLOCK OUTPUTS FOR ACCURATE AND APPROXIMATE MODES

Basic Block (adder type)	Outputs for APP = 0 (accurate mode)	Outputs for APP = 1 (approximate mode)
DMFA (RCA, CBA, CSA)	$S = A \oplus B \oplus C_{in}$ $C_{out} = AB + BC_{in} + AC_{in}$	$S = B$ $C_{out} = A$
DMCLB1 (CLA)	$P = A \oplus B$ $G = AB$ $S = P \oplus C_{in}$ $C_{out} = G + PC_{in}$	$P = B$ $G = A$ $S = B$ $C_{out} = A$
DMCLB2 (CLA)	$P = A \oplus B$ $G = AB$ $S = P \oplus C_{in}$	$P = B$ $G = A$ $S = B$
DMPGB1 (CLA)	$P = P_A P_B$ $G = G_B + G_A P_B$ $C_{out} = G + PC_{in}$	$P = P_A$ $G = G_B$ $C_{out} = G + PC_{in}$
DMPGB2 (CLA)	$P = P_A P_B$ $G = G_B + G_A P_B$	$P = P_A$ $G = G_B$

For a reconfigurable CLA, DMCLB1 and DMCLB2 pieces are approximated as per the DA. In any case, the DMPGB1 and DMPGB2 pieces are approximated just when every single DMCLB1, DMCLB2, DMPGB1, and DMPGB2 square, which has a place with the transitive fan-in cones of the concerned piece, is approximated. Something else, the piece is worked in the precise mode. [4] presented a short overview on widely used microwave and RF applications and the denomination of frequency bands. The chapter start outs with an illustrative case on wave propagation which will introduce fundamental aspects of high frequency technology.

For example, any DMPGB hinder at the second level of CLA can be made to work in surmised mode, if and just if, both of its constituent DMCLB1 and DMCLB2 squares are working in the vague mode. Similar tradition is come about for the pieces living at bigger measures of the tree, where each DMPGB square can be approximated



exactly when both of its constituent DMPGB1 and DMPGB2 pieces are approximated. This designing can be easily extrapolated to other practically identical sort CLAs, for instance, Kogge– Stone, Brent– Kung, Manchester-pass on chain, and so on.

#### IV.Results


The composed Verilog HDL Modules have effectively recreated and confirmed utilizing Isim Simulator and orchestrated utilizing Xilinxise13.2.

#### SIMULATION RESULTS

Name	Value	1,000 ns	1,500 ns	2,000 ns	2,500 ns
ctr[3:0]	1101			1101	
a[7:0]	10101111	10101111		00101101	
b[7:0]	11011111	11011111		10110110	
cin	0				
s[7:0]	01001110	01001110		11100011	
pout	0				
gout	1				
cout	1				
app[15:0]	00100000		00100000	00000000	
p[7:0]	01110000	01110000		10010011	
g[7:0]	10001111	10001111		00100100	

#### Synthesis results


#### RTL schematic







## Technology Schematic:



## Design summary

Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slices	37	4656	0%
Number of 4-input LUTs	65	9312	0%
Number of bonded IOBs	32	232	13%

## Timing Report

Timing Summary:

-----  
Speed Grade: -5

Minimum period: No path found  
Minimum input arrival time before clock: No path found  
Maximum output required time after clock: No path found  
Maximum combinational path delay: 13.835ns

## CONCLUSION

This paper proposed a reconfigurable vague building for the MPEG encoders that propel control use while keeping up yield quality

transversely finished different data chronicles. The proposed configuration relies upon the possibility of effectively reconfiguring the level of figure in the hardware in perspective of the data qualities. It requires the customer to decide only the general minimum quality for chronicles rather than choosing the level of hardware figure. Our exploratory results show that the proposed designing achieves control speculation stores proportionate to a gage approach that uses settled deduced hardware while with respect to quality restrictions across finished different chronicles. Future work fuses the solidification of other estimation methodologies and extending the approximations to other number juggling and handy pieces.

## REFERENCE

- [1] M. Elgamel, A. M. Shams, and M. A. Bayoumi, "A comparative analysis for low power motion estimation VLSI architectures," in Proc. IEEE Workshop Signal Process. Syst. (SiPS), Oct. 2000, pp. 149–158.
- [2] F. Dufaux and F. Moscheni, "Motion estimation techniques for digitalTV: A review and a new contribution," Proc. IEEE, vol. 83, no. 6, pp. 858–876, Jun. 1995.
- [3] I. S. Chong and A. Ortega, "Dynamic voltage scaling algorithms for power constrained motion estimation," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP), vol. 2, Apr. 2007, pp. II-101–II-104.
- [4] Christo Ananth, [Account ID: AORZMT9EL3DL0], "A Detailed Analysis Of Two Port RF Networks - Circuit Representation [RF & Microwave Engineering Book 1]", Kindle Edition, USA, ASIN: B06XQY4MVL, ISBN: 978-15-208-752-1-7, Volume 8, March 2017, pp:1-38.



ISSN 2394-3777 (Print)

ISSN 2394-3785 (Online)

Available online at [www.ijartet.com](http://www.ijartet.com)

*International Journal of Advanced Research Trends in Engineering and Technology (IJARTET)*  
**Vol. 4, Special Issue 2, January 2017**

[5] D. Mohapatra, G. Karakonstantis, and K. Roy, "Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator," in Proc. 14th ACM/IEEE Int. Symp. Low Power Electron. Design (ISLPED), 2009, pp. 195–200.

[6] J. George, B. Marr, B. E. S. Akgul, and K. V. Palem, "Probabilistic arithmetic and energy efficient embedded signal processing," in Proc. Int. Conf. Compil., Archit., Synth. Embedded Syst. (CASES), 2006, pp. 158–168.

[7] D. Shin and S. K. Gupta, "A re-design technique for data path modules in error tolerant applications," in Proc. 17th Asian Test Symp. (ATS), 2008, pp. 431–437



**G. Ravi Kishore** currently working as Associate Professor in ECE DEPARTMENT in VidyaJyothi Institute of technology, his field of interest includes vlsi system designing.

Email id: [ravikishore@vjit.ac.in](mailto:ravikishore@vjit.ac.in)



**K. Naresh Kumar** currently pursuing M.Tech in VLSI System Design in VidyaJyothi Institute of technology, Affiliated to JNTU hyderabad, and his field of interest includes vlsi system designing.

Email id: [kori.naresh.naresh@gmail.com](mailto:kori.naresh.naresh@gmail.com).