



RADIX 4 DUAL MODE SINGLE BINARY AND DOUBLE BINARY MLMAP DECODER FOR LOW POWER APPLICATIONS

S.Divya¹, A.Vidhya Lakshmi²

¹PG Scholar, PSNA College of Engg. & Technology, Dindigul, India, divyas9310@gmail.com

²PG Scholar, PSNA College of Engg. & Technology, Dindigul, India, vidhyalakece@gmail.com

ABSTRACT

A Turbo decoder is typically one of the most computation-intensive parts in wireless receiver. Increased complexity and performance requirements and the need to reduce power and area are significant challenges for Turbo decoder hardware implementation. The iterative nature of turbo-decoding algorithms increases their complexity compare to conventional FEC decoding algorithms. Two iterative decoding algorithms, Soft-Output-Viterbi Algorithm (SOVA) and Maximum A posteriori Probability (MAP) Algorithm require complex decoding operations over several iteration cycles. So, for real-time implementation of turbo codes, reducing the decoder complexity while preserving biterror-rate (BER) performance is an important design consideration. The MAP algorithm is an optimal but computationally complex SISO algorithm. The Log-MAP and Max-Log-MAP algorithms are simplified versions of the MAP algorithm. So the Max-Log-MAP algorithm was proposed later to reduce the arithmetic complexity while still maintaining good decoding performance. The single bit or double bit can be decoded by dual mode radix 4 single binary (SB)/double binary (DB) algorithm also proposed in this paper. The Xilinx software used to execute the program.

Key words: SOVA, MLMAP decoder, radix 4 SB/DB decoding.

1.INTRODUCTION

Convolution coding is used in communication such as satellite and space communication to improve communication efficiency. The convolution code has enriched with the gift of a linear code with quality properties that

it can operate on serial data as well as block codes. The convolution encoder with turbo decoder is a forward error correction method is mostly suited to a channel in which the transmitted signal is corrupted because of additive white Gaussian noise. IS-95, a wireless cellular standard for CDMA (Code Division Multiple Access), employs convolution coding which is the part of convolution coding. Convolutional encoding is a method of adding redundancy to a data stream in a controlled manner to give the destination the ability to correct bit errors without asking the source to retransmit. Convolutional codes, and other codes which can correct bit errors at the receiver, are called forward error correcting (FEC).

The decoding algorithm employed in the Turbo decoders is the maximum a posteriori (MAP) algorithm proposed and is also called the BCJR algorithm. The high complexity and long latency of the original MAP algorithm has made high-speed VLSI implementations extremely difficult to realize. Fortunately, many simplifications have been applied to the original MAP algorithm in order to reduce the implementation complexity.




Fig.1 Digital Communication System

The decoding is based on the MAP algorithm and is usually calculated in the log domain to avoid multiplications and divisions. Christo Ananth et al. [10] proposed a system, Low Voltage Differential Signaling (LVDS) is a way to communicate data using a very low voltage swing (about 350mV) differentially over two PCB traces. It deals about the analysis and design of a low power, low noise and high speed comparator for a high performance Low Voltage Differential Signaling (LVDS) Receiver. The circuit of a Conventional Double Tail Latch Type Comparator is modified for the purpose of low-power and low noise operation even in small supply voltages. The circuit is simulated with 2V DC supply voltage, 350mV 500MHz sinusoidal input and 1GHz clock frequency. LVDS Receiver using comparator as its second stage is designed and simulated in Cadence Virtuoso Analog Design Environment using GPDK 180nm .By this design, the power dissipation, delay and noise can be reduced.

III.TURBO DECODER

Turbo decoding is based on the principle of comparing the probability of a received soft input data being a '1' and '0'. The Turbo Decoder uses a decoding scheme called the MAP (Maximum A posteriori Probability) algorithm. The algorithm determines the probability of whether each received data symbol is a '1' as well as a '0'. This is done with the help of the data, parity

symbols, and the decoder knowledge of the encoder trellis. A trellis is a form of a state transition table, of the encoder input/output]. Based on the data and parity information, the MAP decoder computes the probability of the encoder being in a particular state.




Fig.2 Iterative turbo decoder

The computation of the probabilities is done iteratively to obtain a reliable result. Once the result is considered reliable, one can make a final decision as to whether the data symbol is a "1" or "0".

$$L(D)=\log \frac{P(D=0)}{P(D=1)}$$

The Log Likelihood Ratio is the probability that the received data bit is a „0" divided by the probability that the received data bit is a '1'. Thus, taking the logarithm we will have a positive value if $P(D=1) > P(D=0)$, and negative value for the opposite. A positive value means the data value is a "1", otherwise a "0". For one complete cycle of iteration, one needs to compute the LLR using parity for non-interleaved as well as interleaved data.

IV.OVERVIEW OF TRELLIS DIAGRAM

A.RADIX 2 TRELLIS DIAGRAM

Figure 3 shows the trellis diagram of a rate1/2 code with constraint length $K = 2$. The states are depicted as nodes, which denote the memory contents of the convolutional encoder.

Each state has two branches, each of which corresponds to one of two possible input values.




Fig.3 Rate 1/2 code radix 2 trellis diagram

The branches of the trellis diagram are labeled with two bit branch words corresponding to the associated state transitions.

B.RADIX 4 TRELLIS DIAGRAM

The radix-4 butterfly is applied to the MAP decoder design to increase the decoding speed of the turbo decoder. Figure 4 shows the radix-4 trellis corresponding to the radix-2 trellis in Fig. 3. Two stage radix-2 trellis can be merged to one stage radix-4 trellis by rearranging the states appropriately.




Fig.4 The radix-4 trellis diagram

Notably, each branch of a radix-4 butterfly has 4-bit branch words, and corresponds to two input bits. Merging the trellis does not affect the selection of the most-likely bit, since a one-to-one mapping exists between the shortest path in the radix-4

trellis and the original radix-2 trellis. Each radix-4 butterfly in the radix-4 trellis has four origin and destination states, and 16 branches.

Figure 5 shows a radix-4 butterfly and its corresponding two stage radix-2 butterfly. Each branch of a radix-4 butterfly is a combination of two branches. For example, the branch word b_{00x00} in the radix-4 butterfly is combined from the branch words b_{00x0} at the first stage and b_{0x00} at the second stage, as shown in Fig. 5, and is given by $b_{00x00} = b_{00x0}b_{0x00}$. Similarly, the branch b_{10x01} in the radix-4 butterfly is combined from the branch b_{10x0} at the first stage and b_{0x01} at the second stage, and is given by $b_{10x01} = b_{10x0}b_{0x01}$.




Fig.5 Radix 2 to radix 4 trellis conversion

According to the symmetry, only the eight branch metrics need to be computed, and the other eight branch metrics, can be derived from the computed branches.

V.MAP DECODER

Turbo decoders require soft-input soft-output decoding algorithms, among which the maximum a posterior probability (MAP) algorithm is widely adopted for its excellent performance for high throughput; highly parallelized decoder architectures are needed. Turbo-Decoders consist of component decoders which exchange information iteratively. Between iterations, this information is reordered following an interleaving scheme. MAP decoders are superior with respect to communications performance and for that reason preferred in advanced implementations.

VI. MLMAP DECODER

The ML-MAP algorithm can be used for reduced complexity decoder implementation. The decoding process in MAP algorithm performs calculations of the forward and backward state metric values to obtain the log likelihood ratio (LLR) values, which have the decoded bit information and reliability values. The input sequence consisting of information bits X_k parity bits Y_k may include additive white Gaussian noise at time k . The MAP decoded output, the log-likelihood ratio of information bits d_k can be derived from Equations.

The log likelihood ratio values are calculated by the following equation:

$$L(d_m) = \ln \frac{\sum_{S_m} \sum_{S_{m-1}} \gamma_1(S_{m-1}, S_m) \alpha(S_{m-1}) \beta(S_m)}{\sum_{S_m} \sum_{S_{m-1}} \gamma_0(S_{m-1}, S_m) \alpha(S_{m-1}) \beta(S_m)}$$

Forward state metric can be calculated by

$$\alpha(S_m) = \ln \sum_{S_{m-1}} \exp(\ln \gamma(S_{m-1}, S_m) + \ln \alpha(S_{m-1}))$$

Backward state metric can be calculated by

$$\beta(S_m) = \ln \sum_{S_{m+1}} \exp(\ln \gamma(S_m, S_{m+1}) + \ln \beta(S_{m+1}))$$

where the branch metric (γ) is calculated by the a priori information (Λ_e), channel reliability value (Λ_c), input symbols (x and y), the systematic bit (u) and the paritybit (v).

The above equations consists logarithm function. So, it is converted into max log function by the well know approximation, called Jacobi algorithm and which is given below,

$$\ln(e^x + e^y) = \max(x, y) + \ln(1 + e^{-|x-y|})$$

VII. DUAL MODE MLMAP DECODING

To support the multistandard CTC schemes, we intend to design dual-mode computational modules of the alternative SB and DB MAP decoding with high hardware usages and fully-shared storages. For the dual-mode MAP

decoding, it is straightforward to implement the radix-4 SB and DB MAP decoding because of their similar radix-4 trellis structure. The dual-mode branch metrics decomposition is proposed to substitute the conventional BMU for the first and second stages of the BMU (BMU-S1 and BMU-S2) and to reduce the size of the BMC.

A. BRANCH METRICS DECOMPOSITION FOR RADIX-4 SB/DB MAP DECODING

For the both radix-4 SB and DB MAP decoding, the BMU and BMC designs become critical because 16 branch metrics are generated and stored. The decomposed branch metrics of the radix-2 SB MAP decoding was proposed to reduce the storages of four branch metrics. Partial data of the branch metrics generated by the BMU-S1 are stored into the BMC which is smaller than the conventional one. When the real branch metrics are required, they are calculated by the BMU-S2 with the stored partial data. In addition, the stored partial data are also used to generate the extrinsic information. The partial data of branch metrics of the radix-4 SB MAP decoding are defined as,

$$\begin{aligned} \Gamma_{s,k}^0 &= -\Lambda_{apr,k-1}(u_{k-1}) - \Lambda_{apr,k}(u_k) - y_{k-1}^s - y_k^s \\ \Gamma_{s,k}^1 &= -\Lambda_{apr,k-1}(u_{k-1}) + \Lambda_{apr,k}(u_k) - y_{k-1}^s + y_k^s \\ \Gamma_{s,k}^2 &= \Lambda_{apr,k-1}(u_{k-1}) - \Lambda_{apr,k}(u_k) + y_{k-1}^s - y_k^s \\ \Gamma_{s,k}^3 &= \Lambda_{apr,k-1}(u_{k-1}) + \Lambda_{apr,k}(u_k) + y_{k-1}^s + y_k^s \\ \Theta_{s,k}^0 &= y_{k-1}^p + y_k^p \\ \Theta_{s,k}^1 &= y_{k-1}^p - y_k^p \end{aligned}$$

The BMC only stores the above value instead of the 16 branch metrics.




Fig.6 Block diagram of the branch metrics decomposition.

The partial data of branch metrics of the DB MAP decoding are defined as

$$\begin{aligned}\Gamma_{d,k}^0 &= \Lambda_{apr,k}^{(00)}(u_k) - 2y_k^{s1} - 2y_k^{s2} \\ \Gamma_{d,k}^1 &= \Lambda_{apr,k}^{(01)}(u_k) - 2y_k^{s1} + 2y_k^{s2} \\ \Gamma_{d,k}^2 &= \Lambda_{apr,k}^{(10)}(u_k) + 2y_k^{s1} - 2y_k^{s2} \\ \Gamma_{d,k}^3 &= \Lambda_{apr,k}^{(11)}(u_k) + 2y_k^{s1} + 2y_k^{s2} \\ \Theta_{d,k}^0 &= 2y_k^{p1} + 2y_k^{p2} \\ \Theta_{d,k}^1 &= 2y_k^{p1} - 2y_k^{p2}.\end{aligned}$$




Fig.7 Dual-mode first stage of the BMU (BMU-S1) of the branch metrics decomposition: active logic blocks (a) in SB mode and (b) in DB mode.

The BMC only stores the above values instead of the 16 branch metrics.

1. RADIX-4 SB MAP DECODING

The SB CTC encodes one binary bit u_k at time k . For decoding two binary bits at a time, the

radix-4 SB ML-MAP algorithm has been derived in by a look-ahead technique. The arithmetic operations of the radix-4 SB ML-MAP are described as follows.

$$\alpha_k(S_k) = \text{MAX}_{S_{k-1}, S_{k-2}} (\gamma_k(S_{k-2}, S_k) + \alpha_{k-2}(S_{k-2}))$$

$$\beta_k(S_k) = \text{MAX}_{S_{k+1}, S_{k+2}} (\gamma_{k+1}(S_k, S_{k+2}) + \beta_{k-2}(S_{k-2}))$$

$$\begin{aligned}\gamma_k(S_{k-2}, S_k) &= \Lambda_{apr,k-1}(u_{k-1}) + y_{s(k-1)} x_{s(k-1)} \\ &+ \sum_{i=1}^m y_{k-1}^{pi} x_{k-1}^{pi} \\ &+ (\Lambda_{apr,k}(u_k) + y_{sk}) x_{sk} \\ &+ \sum_{i=1}^m y_{pk} x_{pk}\end{aligned}$$

2. RADIX-4 DB MAP DECODING

In DB mode two binary bits are encoded $u_k = u_{1k}, u_{2k}$. The arithmetic operations of the of the Radix-4 DB MAP are described as,

$$\alpha_k(S_k) = \text{MAX}_{S_{k-1}} (\gamma_k(S_{k-1}, S_k) + \alpha_{k-1}(S_{k-1}))$$

$$\beta_k(S_k) = \text{MAX}_{S_{k+1}} (\gamma_{k+1}(S_k, S_{k+1}) + \beta_{k+1}(S_{k+1}))$$

$$\begin{aligned}\gamma_k(S_{k-1}, S_k) &= \Lambda_{apr,k}^{(z)}(u_k = z) + 2y_k^{s1} x_k^{s1} \\ &+ 2y_k^{s2} x_k^{s2} + 2 \sum_{i=1}^m y_k^{pi} x_k^{pi}\end{aligned}$$

VIL DUAL MODE LLR CALCULATION

The high hardware usage of the dual-mode LAPO, a-posteriori LLR can be achieved by rewriting the operations by using MAX operation. The “Mode” is used to select the mode of operation (SB or DB). When “Mode” is active low, the dual-mode LLR calculator is in SB mode. When “Mode” is active high, the dual-mode LLR calculator is in DB mode. In the dual mode architecture, some of the connections are dummy.




Fig.8 The LLR calculation block diagram of the dual-mode ML MAP Decoder

VIII.RESULTS AND DISCUSSION

In this paper first analyze the radix 2 trellis and then construct the radix 4 trellis by combining the two stages in the radix 2 trellis. The present research is focused on the design and development of dual mode SB/DB MLMAP decoder for low power applications. Next analyze the performance of the MLMAP decoder using various parameters for low power design.




Fig.9 RTL schematic view

Table 1.Comparison of power consumption of MLMAP Decoder

FPGA Family	Device Specifications	Power Consumption
Spartan 3E	Xc3s1200E	155.9mW
Spartan 3E	Xc3s500E	155.9mW
Spartan 3E	Xc3s250E	52.58mW




Fig .10. Power Consumption Chart

IX.CONCLUSION

In this paper, principles of turbo decoding and its applications in wireless communications have been discussed. The concept has been given to modify the equation on an algorithm to improve the BER performance of the Max-Log-MAP algorithm which is the reduced complexity version of the Log-MAP algorithm. The performance gap between the Max-Log-MAP and Log-MAP algorithms can be overcome by reduced computational complexity. The hardware shared dual mode MAP decoder achieves low computational cost and low memory storages. This MLMAP processor achieves high throughput rates and high area efficiency.

REFERENCES

- [1] C. Shannon, "A Mathematical Theory of Information," Bell System Technical J., vol. 27, July 1948, pp. 379-423.
- [2] C. Berrou, A. Glavieux, and P. Thitimajshima, "Near Shannon Limit Error-Correcting Coding and Decoding: Turbo-Codes(1)," Proc. ICC.93, Geneva, Switzerland, May 1993, pp. 1064-1070.
- [3] M. M. Mansour and N. R. Shanbhag, "VLSI architectures for SISO-APP decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 11, no. 4, pp. 627-650, Aug. 2003.
- [4] B. Bougard, A. Ciulietti, L. V. d. Perre, and F. Catthoor, "A class of power efficient VLSI architectures for high speed turbo-decoding," in Proc. IEEE Global Telecommunication Conf., vol. 1, 2002, pp. 553-549.
- [5] Z. Wang, Z. Chi, and K. K. Parhi, "Area-efficient high-speed decoding schemes for turbo



decoders,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 6, pp. 902–912, Aug. 2002.

[6] Zohngfeng Wang and Xinming “ High Sped VLSI Architectutrs for Turbo Decoders “ in IEEE Transaction on very large integration (VLSI) System, Vol. 8, No. 1, February 2000.

[7] E. Boutillon, W. J. Gross, and P. G. Gulak, “VLSI architectures for the MAP algorithm,” IEEE Trans. Commun., vol. 51, pp. 175–185, Feb. 2003.

[8] B. Bougard, A. Ciulietti, L. V. d. Perre, and F. Catthoor, “A classof power efficient VLSI architectures for high speed turbo-decoding,” in Proc. IEEE Global Telecommunication Conf., vol. 1, 2002, pp. 553–549.

[9] Atar, O., Sazlı, M.H., İlk, H.G., “FPGA Implementation of Turbo Decoders”, KTTO 2011 11th International Conference on Knowledge in Telecommunication Technologies and Optics, pp. 103-108, Szczyrk, Poland, June 22-24 2011.

[10] Christo Ananth, Bincy P Chacko, “Analysis and Design of Low Voltage Low Noise LVDS Receiver”, IOSR Journal of Computer Engineering (IOSR-JCE), Volume 9, Issue 2, Ver. V (Mar - Apr. 2014), PP 10-18

[11] S. Shiyamala and V. Rajamani, “A Novel Area Efficient Folded Modified Convolutional Interleaving Architecture for MAP Decoder,” International Journal of Computer Applications, Vol. 9, No. 9, pp-18-22, Nov. 2010.

[12] S. M. Karim and Indrajit Chakrabarti, “An Improved Low-Power High-Throughput Log-MAP Turbo Decoder”, IEEE Transactions on Consumer Electronics, Vol. 56, No. 2, May 2010.

[13] J. Kaza and C. Chakrabarti, “Design and implementation of low-energy turbo decoders,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., Vol. 12, no. 9, pp. 968–977, Sep. 2004