

Optimization using Partially Polar Encoder Architecture for Long Polar codes

J. Hajira sulthana , M. Kuil Rani Electronics and communication Engineering SACS MAVMM Engineering college Madurai , India

Abstract—Polar codes have emerged as important error correction codes due to their capacity achieving property. Successive cancellation (SC) algorithm is viewed as a good candidate for hardware design of polar decoders due to its low complexity. Although the previous fully parallel encoder is intuitive and easy to implement, it is not suitable for long polar codes because of the huge hardware complexity required. The Partial parallel encoder is intuitive and easy to implement, it is not suitable for long polar codes because of the huge hardware complexity required. The partial parallel encoder architecture that is adequate for long polar codes but increases in delay. The proposed architecture is used to avoid the faulty outputs in the propagation path of encoder circuit and delay element is added in each and every stage to get fault free output. In this brief, we analyze the encoding process in the viewpoint of very-large-scale integration implementation and simulation result shows the reduction in faulty output.

Keywords—component; formatting; style; styling; insert (key words)

I. INTRODUCTION

Polar Codes [1] are the first error-correcting codes with an explicit construction to provably achieve the symmetric capacity of memory-less channels. Since their introduction in 2008, polar codes have attracted a lot of attention from the information theory community, as they are the first codes to provably achieve channel capacity, asymptotically in code length. These linear block codes are proven to achieve the capacity of any symmetric memory-less channel under successive cancellation (SC) decoding [2]. To date, many efforts have addressed several theoretical aspects of polar codes including code construction and decoding algorithms, have been investigated in previous works [1]-[5], and efficient decoding structures have been studied.

On the other hand, hardware architecture for polar encoding have rarely been discussed. Among a few manuscripts dealing with hardware implementation, [1] presented a straight forward encoding architecture that Dr. A. Swarnambiga M.E; M.Phil; Ph.D., Electronics and Communication Engineering, SACS MAVMM Engineering College Madurai, India

processes all the message bits in a fully parallel manner. The fully parallel architecture is intuitive and easy to implement, but it is not suitable for long polar codes due to excessive hardware complexity. In addition, the partial sum network (PSN) for an SC decoder [7], [8], [11] is regarded as a polar encoder. Due to the nature of successive decoding, however the number of inputs is severely restricted in the PSN, 1 or 2 bits at a time. Christo Ananth et al. [12] proposed a system in which the complex parallelism technique is used to involve the processing of Substitution Byte, Shift Row, Mix Column and Add Round Key. Using S- Box complex parallelism, the original text is converted into cipher text. From that, we have achieved a 96% energy efficiency in Complex Parallelism Encryption technique and recovering the delay 232 ns. The complex parallelism that merge with parallel mix column and the one task one processor techniques are used. In future, Complex Parallelism single loop technique is used for recovering the original message.

II. POLAR ENCODING

In this section, a partially parallel encoder structure are designed to encode long polar codes efficiently. To clearly show the partially parallel encoder and how to transform the architecture, a 4-parallel encoding architecture for the 16-bit polar code is exemplified in depth. The fully parallel encoding architecture is first transformed to a folded form [15], [18], and then the lifetime analysis [16] and register allocation [17] are applied to the folded architecture. Lastly, the proposed parallel architecture for long polar codes is described.

A straightforward fully parallel encoding architecture was presented in [1], which has encoding complexity of O (N log N) for a polar code of length N and takes n stages when N=2 n. For example, a polar code with a length of 16 is implemented with 32 XOR gates and processed with four stages, as depicted in Fig.1



Fig1:

This architecture continuously processes four samples per cycle according to the folding sets and the register allocation table. Note that the proposed encoder takes a pair of inputs in a natural order and generates a pair of outputs in a bit reversed order.

As the functional unit in the proposed architecture processes a pair of 2 bits at a time, the proposed architecture maintains the consecutive order at the input side and the bit



reversed order at the output side if a pair of consecutive bits is regarded as a single entity.

This brief has presented a new partially parallel encoder architecture developed foe long polar codes. Many optimization techniques have been applied to derive the proposed architecture. Experimental results show that the architecture can save the hardware compared with that of the fully parallel architecture. Finally, the relationship between the hardware complexity and the throughputs is analyzed to select the most suitable architecture for a given application . therefore, this architecture provides a practical solution for encoding a long polar code.

chitecture .	Finally, the	e relationship t	between	171	19			
u ₀ •		W1,0		W _{2,0}	Ð	W _{3.0}	— —	• X0
<i>u</i> ₁ •	$-\mathbf{\overline{D}}$	W1,1	Ð	W _{2,1}		W _{3.1}	T_	• x ₈
U2 •		W _{1,2} D	1——	W _{2,2}	\square	W _{3,2}	16	• X4
<i>u</i> ₃ •	$-\overline{\mathbf{D}}$	W _{1,3}		W _{2,3}		W _{3,3}		• X ₁₂
U4 •		w _{1,4} ⊕		$W_{2,4}$	-	W _{3,4}		• X2
U5 •	-[D]	W/1,5	\oplus	$W_{2,5}$	_	W _{3,5}		• X10
U ₆ •		W1,6 D	1——	$W_{2,6}$		W _{3,6}		₽ • x ₆
U7 •	-[b]	W1.7	_ D _	W _{2.7}		W _{3.7}		$\oplus \bullet x_{14}$
<i>u</i> ₈ •		W1,8		W _{2,8}	•	W _{3,8}	↓	• X1
U9 •	—[b]—	W/1,9		$W_{2,9}$	$- \oplus$	W _{3,9}		• X9
u ₁₀ •	$-\Phi$	W1,10 D	ר	W _{2,10}	$- + \oplus$	W/3,10		• X5
u ₁₁ •		W1.11	- D -	W _{2,11}	-	W/3,11	_	• X13.
U ₁₂ •	$-\Phi$	w _{1,12} \oplus		W _{2,12}		W _{3,12}		• x ₃
u ₁₃ •	— D —	W _{1,13}	Ð	W _{2,13}	_ -	W/3,13		• X11
u ₁₄ •		W _{1,14} D]	$W_{2,14}$	_	W _{3,14}		• ×7
u ₁₅ •		W _{1,15}	- D -	W _{2,15}		₩3,15		• x ₁₅

Fig2: Proposed parallel architecture for encoding a 16-bit polar code using delay element



International Journal of Advanced Research Trends in Engineering and Technology (IJARTET) Vol. 3, Special Issue 3, April 2016

PARALIELI	16BIT		32BIT		64PIT		
		IODII		52011	04011		
5141	EVICTI	DDODOSE	EVICTI	DRODOSE	EVISTI	DDODOGED	
	EAISTI	PROPOSE	EAISTI	PROPOSE	EAISTI	PROPOSED	
	NG	D	NG	D	NG		
SLICES	18	13	36	26	72	52	
LUT	20	16	40	32	80	64	
NO. OF	32	21	64	42	128	84	
SLICES(FLIP							
FLOP)							
1201)							

III. PROPOSED POLAR ENCODER

The Proposed parallel architecture for encoding a 16- bit polar code using delay element is shown in fig 2. The retiming is a transformation technique used to change the locations of delay element in a circuit without affecting the input/output.

Characteristics of the circuit. Critical path is defined to be the path with the longest computation time among all paths that contain zero delay. The lower bound on the clock period of the circuit can be achieved by retiming.

The proposed architecture is used to avoid the faulty outputs in the propagation path of encoder circuit and delay element is added in each and every stage to get fault free output. In order to avoid faulty outputs in the propagation path of encoder we retime by cutest retiming in above proposed block diagram each and every stages delay element is added to get fault free outputs. In practical implementations, the memory size and the number of XOR gates increase as the code length increases.

IV. SIMULATION RESULT

The proposed has been simulated and the synthesis report can be obtained by using Xilinx ISE 12.1 simulator. The various parameters used for computing existing and proposed systems with Spartan-3 processor are given in the table 1.







From the synsthesized results, it is found that the Proposed sysem is reduced in Slices, LUT and Number of Slice flip flop as compared with the existing system.

The Figure 4 shown that there is a considerable reduction in time and area based on the implementation results which have been done by using Spartan-3 processor. The proposed algorithm significantly reduces area consumption when compared to the existing system.



Fig4: Simulation result for Proposed system

V. CONCLUSION

This brief has presented a new partially parallel encoder architecture with retiming developed for long polar codes. By cut-set retiming we have been able to reduce the critical path to one XOR gate delay. Many optimization techniques have been applied to derive the proposed architecture. Proposed architecture gives glitch free outputs without adding additional delay in propagation path. Therefore, the proposed architecture provides a practical solution for encoding a long polar code.

VI. REFERENES

[1] E. Arikan, "Channel polarization: A method for constructing capacityacheiving codes for symmetric binary-input memoryless channels," IEEE Trans. Inf. Theory, vol.55, no.7, pp.3051-3073,2009.

[2] E. Sasoglu, E. Telatar, and E. Arikan, "Polarazation for arbitrary discrete memoryless channels, " arXiv:0908.0302,2009.

[3] S.B Korada, E. Sasoglu, and R.urbanke, "Polar Codes: Characrerization of exponent, bounds, construction," IEEE Trans. Inf. Theory, vol.56, no.12,pp.6253-6254, Dec.2010. [4] I. Tal and A. Vardy , " List decoding of polar codes , " in proc. IEEE ISIT , 2011 , pp. 1-5 .

[5] K. Chen , K. Niu , and J.Lin , "Improved successive cancellation decoding of polar codes, " IEEE Trans. Commun., vol.61, no.8 , pp.3100 , aug.2013.

[6] G. Sarkis and W.J Gross, "Polar Codes for data storage applications," in Proc. ICNC, 2013,pp.840-844.

[7] G. Sarkis, P.Giard , A. Vardy, C. Thibeault , and W. J. Gross , "fast polar decoders : Algorithm and implementation," IEEE J. Sel. Areas Commun., Vol.32, no . 5, pp946-957, May 2014.

[8] G. Berhault, C. Leroux, C. Jego, and D. Dallet, "Partial sums generation architecture for successive cancellation decoding of polar codes," in Proc. IEEE Workshop SiPs, Oct.2013, pp.407-412.

[9] B.Yuan and K. K. Parhi, "Low-latency successivecancellation polar decoder architectures using 2-bit decoding," IEEE Trans. Circuits Syst. I, Reg. Papers, Vol. 61, no. 4, 1241 – 1254, Apr. 2014.

[10] C. Leroux, A.J. Raymond, G. Sarkis and W. J. Gros, "A Semi-parallel Successive-Cancellation decoder for Polar codes," IEEE Trans. Signal Process., Vol.61, no. 2,pp.289-299, Jan. 2013.

[11] A. J. Raymond and W. J. Gross, "Scalable successivecancellation hardware decoder for polar codes," in Proc. IEEE GlobalSIP, Dec. 2013,pp1282 -1285.

[12] Christo Ananth, H.Anusuya Baby, "Encryption and Decryption in Complex Parallelism", International Journal of Advanced Research in Computer Engineering & Technology (IJARCET), Volume 3, Issue 3, March 2014,pp 790-795

[13] B. Yuan and K.K Prahi, "Low-Latency Successive – Cancellation list decoders for polar codes with multibit decision," IEEE Trans. Vry Large Scale Integr. (VLSI) Sysy., DOI:10.1109/TVLSI.2014.2359793, to be published.

[14] C. Zhang and K. K. Parhi, "Latency analysis and architecture design of simplified SC Polar decoders," IEEE Trans. Circuits Syst. II, Exp. Brief, Vol. 61, no. 2, pp. 115-119, Feb. 2014.

[15] K. K. Parhi , VLSI Digital Signal Processing Systems : Design and Implementation . Hoboken , NJ USA : Wiley, 1999.



[16] K. K. Parhi, "Calculation of minimum number of registers in arbiter life time chart," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., Vol.41, no. 6, pp.434-436. Jun. 1995.

[17] C. Wang and K. K. Parhi, "High-level DSP Synthesis Using concurrent transformations, scheduling, allocation," IEEE Trans. Comput. Aided Design Integr. Circuits Syst., vol.14, no. 3, pp.274-295, Mar.1995.

[18] M.Ayinala, M. J. Brown, and K. K. Parhi, "Pipelined parallel FFT architecture via folding transformation," IEEE Trans. Very Large scale integr. (VLSI) Syst., Vol.20, no. 6, pp. 1068-1081, Jun. 2012.

[19] C. Y. Wang, "MARS : A high-level synthesis tool for digital signal processing architecture design ," M.S. Thesis, Dept. Elect. Eng., University of Minnesota , Minneapolis, MN,USA , 1992