



Trimodal Register File for Micro Processor Using CMOS Switch

N.THIRUKKANI¹, N.DHIVYAPRIYA²,

PG Student, VLSI Design, Sree Sakthi Engineering College, Tamilnadu, India¹,

Asst.Professor, ECE Dept. Sree Sakthi Engineering College, Tamilnadu, India².

Abstract: The degradation of CMOS devices over the lifetime can cause the severe threat to the system performance and reliability at deep submicron semiconductor technologies. The negative bias temperature instability (NBTI) is among the most important sources of the aging mechanisms. Applying the traditional guardbanding technique to address the decreased speed of devices is too costly. The register files (RFs) employed for performance enhancement and achieving instruction level parallelism simultaneously. However, RF incurs large power consumption owing to the highly frequent access. Meanwhile, as technology scales, bias temperature instability has become a major reliability concern for RF designers. This paper presents an aging-aware trimodal register file (TM-RF) design to enhance the power efficiency. As instructions pass through the pipeline, TM-RF places the bit-cells in different modes based on the register activity, thereby achieving significant power reduction. To meet design constraints of different applications, we present four schemes to implement the proposed design, providing design flexibility

Keywords: Leakage current, low power, register file, aging mechanism

I. INTRODUCTION

As a fundamental part in modern microprocessors, register file (RF) enhances the performance by shrinking the performance gap between microprocessor and memory systems, as well as increasing instruction level parallelism through implementing register renaming [1]–[3]. However, with aggressive technology scaling, power efficiency and reliability have become two main challenges to RF designers. First, these microprocessors are capable of fetching, decoding, renaming multiple instructions per clock cycle, and on average every instruction requires three accesses (two reads and one write) to RFs. Such frequent access results in increased power consumption [4]. This situation is further exacerbated in simultaneous multithreading (SMT) processors, where the access frequency is increased by multiple threads. It has been reported that RFs consume 25%–37% of the total power in modern microprocessors [5].

Second, as process variation continues to pose challenge to the reliable operation of RF, bias temperature instability (NBTI/PBTI)-induced aging effect is emerging as another important lifetime reliability issue. The conventional methodology to address the decreased speed of devices due to NBTI is guardbanding. The guardbanding is a technique

where the operating frequency is reduced in order to overcome the degradation that may be incurred over the lifetime of the devices. For example, a large guardband of 20% in cycle time is required, given that the circuit speed may be reduced by 20% due to NBTI. The conventional guardbanding technique is too expensive because of the worst-case behavior caused by the uneven utilization of different devices on the chip. Moreover, in future technologies, the guardbanding technique may not be suitable to guarantee performance and reliability requirements for future devices [1].

In general, the aging of devices are proportional to the device stress time and the switching frequency of the internal nodes. Therefore, if a device has a highly biased duty cycle ratio, i.e., logic '0' for the pMOS device, it will have a heavy stress and the aging of the device will be accelerated. Since the register file is holding the current processor context, as well as intermediate computation results, the performance and reliability of the register file are very important for high performance and reliable microprocessor design. However, due to the presence of the narrow-width values (the data with many leading 0s/1s can be represented by fewer bits than the full data width), integer register files suffer a very highly biased duty cycle ratio, thus a heavy NBTI stress, especially for these leading 0s nodes in the register entries. If we adopt the traditional



guardbanding design based on the worst-case behavior, it will result in dramatic increases in the guardbands and estimated devices failures. Therefore, microarchitecture solutions to balance the utilization and the aging stress are needed.

II. TRIMODAL REGISTER FILE (TM-RF)

The TM-RF bit-cell provides three different modes: normal work mode, lowleakage data-retention drowsy mode, and minimum-leakage dead mode. The fundamental idea is that, based on the states of a register, the trimodal control logic generates control signals and then passed them to RF, placing the corresponding bitcells into the appropriate mode. Specifically, when a register is in ready state, its bit-cells are in work mode to keep valid data effectively; as the register enters the idle state, its bit-cells can be placed in drowsy state for recovery; once the register is released to free state, its bit-cells become dead mode without keeping valid information. The figure 1 shows the proposed design

Figure 1 Proposed TM-RF bit cells

The circuit implementation and architecture design of proposed system is as follows.

a) TM-RF Bit cells

Each TM-RF bit-cell has three different modes determined by two control signals: DEAD and DROWSY. It is shown in figure 2. The transition diagram is shown in figure 3.




Figure 2 Proposed Trimodal RF bit cells




Figure 3 Transaction phase

1) Normal Work Mode ($DEAD = DROWSY = 0$): In a TM-RF bit-cell shown in Fig. 4(a), if $DEAD = DROWSY = 0$, the inserted ND is maintained cutoff and NR is turned on. Therefore, these additional devices do not interfere with normal operations on bit-cells and the working function of TM-RF is similar to a conventional one.

2) Low-Leakage Data-Retention Drowsy Mode ($DEAD = 0$ and $DROWSY = 1$): To realize drowsy mode, the gatedground technique [28] is used in our design. While ND is turned off, because of the charging leakage current, the node storing 0 goes up and gets saturated quickly. This saturated voltage depends on the size and V_{th} of NR . By selecting the appropriate size of NR , the nMOS transistor which connects the node storing 1 to virtual ground V_g .



The dead mode of TM-RF bit-cells provides two additional advantages in terms of power efficiency.

1) When a physical register has been allocated to an architectural register, but before the valid data is written, the register is in empty state and its bit-cells are placed in minimum-leakage dead mode automatically, achieving high power efficiency. From power consumption point of view, TM-RF achieves the same effect as late register allocation technique [11].

2) Similar to the Discharge-RF in [17], because a register with the proposed design stores a 0 by default, writing a 0 to an empty register can be avoided. This can be done by the zero detection as implemented in [17] with negligible hardware overhead.

b) Aging-Effect-Aware TM-RF Design

The reliability degradation due to NBTI/PBTI has become a major concern in RF design with the introduction of high-k and metal-gate process (HK + MG) in 32-nm and smaller technologies.

The aging-effect induced V_{th} increase influences the performance of SRAM cells including read stability, write margin, access time, and leakage power. As defined HS-SNM is the voltage difference between the disturb voltage on storage nodes and the trip voltage of the inverters (V_{trip}) in half-select bit-cells during write operations.

III. ARCHITECTURE IMPLEMENTATION

The architectural mechanisms of the proposed TM-RF are explored in modern microprocessors. The TM control logic is set by the rename logic, as the register renaming logic tracks the state of physical registers. Because most renaming logic is placed close to RF such as Alpha 21 264, the power consumed by the signal transmission from renaming logic to RF can be negligible. Here, we develop two schemes with different implementation complexity.

A. Scheme I-Low Complexity

We first present a simple scheme with minimal hardware support to implement TM-RF [as shown in Figure 4]. In a conventional superscalar microprocessor, the renaming logic has one entry for each physical register to record its status [1]. Typical renaming logic contains Unmap flag, Complete flag, and Counter: Unmap flag indicates whether a register is mapped to an architecture register. Counter is used to record the number of consumers that have

not read the information of a register; and complete flag denotes if a register has been redefined [1].

If Unmap = 1, Complete = 1, and Counter = 0, the register can be released. Accordingly, a short DEAD pulse is generated to turn on NR and finish discharging process. At the same time, DROWSY is enabled to place the bit-cells to the dead mode.

Once a register is mapped (Unmap = 0), DROWSY = DEAD = 0, TM-RF bit-cells enter the work mode.




Figure 4 SCHEME I LC

B. Scheme II-High Complexity

This scheme is implemented in conjunction with early register release techniques. As discussed earlier, researchers have explored early register release in two major ways [9], [10]. With hardware support, the first set of solutions release a register when its Redefiner enters the pipeline, instead of waiting for the Redefiner to commit. However, there may be many cycles between a register's LastUser and the dispatch of its Redefiner, missing the opportunity of early releasing. Alternatively, the second set of approaches release registers with compiler support. With compiler analysis, the processor can identify the LastUser and Redefiner of a register, thereby releasing the register earlier. Therefore, we implement TM-RF based on the combination with compiler assist early register technique as shown in figure 5.




Figure 5 Scheme II HC

IV. RESULTS AND DISCUSSION

The RF microprocessor pin design and the power obtained by the RF-MP is shown in figure 6a and 6b For RF Microprocessor.




Figure 6 a. Pin Design




Figure 6 b. Power analysis of RF-MP

The circuit implementation based on schematic design and its waveform output is shown in figure 7a and 7b.




Figure 7 a. Schematic circuit design of RF-MP




Figure 7 b. Waveform Output of RF-MP

The table 1 shows the following parameters for the conventional RF-MP and Modified RF-MP.

Table 1. Conventional RF-MP vs Modified RF-MP

	Conventional RF-MP	Modified RF-MP
Power consumption	1.068×10^{-3}	1.491×10^{-3}
Static power	4.621×10^{-3} at time 3.000×10^{-5}	2.406×10^{-3} at time 3.000×10^{-5}
Static current	2.567×10^{-3} A	1.336×10^{-3} A
Power Delay Product	13.863×10^{-8} W	7.220×10^{-8} W
Operating Frequency	100KHz	100KHz
Throughput	200kbps	200kbps

The proposed TMRF based power, schematic circuit and output waveform is shown in figure 8a and 8b and 8c.




Figure 8a Power Analysis




Figure 8b Circuit implementation of TMRF




Figure 8c TMRF waveform output

The table 2 shows the following parameters for the conventional TMRF and Modified TMRF.

Table 2. Conventional TMRF vs Modified TMRF

	Conventional TMRF	Modified TMRF
Power consumption	1.376x10 ⁻⁷	7.391x10 ⁻³
Static power	3.718x10 ⁻³ at time 3.001x10 ⁻⁵	1.461x10 ⁻³ at time 4.000x10 ⁻⁵
Static current	2.065x10 ⁻³ A	8.116x10 ⁻⁵ A
Power Delay product	11.15x10 ⁻⁸ W	5.844x10 ⁻⁹ W
Operating frequency	100KHz	100KHz
Throughput	200kbps	200kbps

V. CONCLUSION

In this paper, we have presented a trimodal RF technique for modern microprocessors. The technique employs a trimodal bit-cell and relates these three modes to states of registers, thereby reducing RF power consumption. In existing method no internal memory. We developed four schemes to implement TM-RF, providing flexibility for different applications. We used device selection (high V_{th} write access devices) and worst case sizing methodology to mitigate aging-effect-induced reliability degradation. Simulation results demonstrate significant reduction in power consumption and noticeable reliability mitigation with minimal area overhead, while maintaining almost the same performance as compared with the conventional design. Our future investigations would include extension of the proposed TM-RF technique to deal with multithreaded workloads.

REFERENCE

- [1]. G. S. Ditlow et al., "A 4R2W register file for a 2.3 GHz wireless processor with double-pumped write operation," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Paper (ISSCC), Feb. 2011, pp. 256–258.
- [2]. J. L. Shin et al., "The next-generation 64b SPARC core in a T4 SoC processor," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Paper (ISSCC), Feb. 2012, pp. 60–62.



BIBLIOGRAPHY

- [3]. N. Gong, J. Wang, S. Jiang, and R. Sridhar, "Clock-biased local bit line for high performance register files," *Electron. Lett.*, vol. 48, no. 18, pp. 1104–1105, Aug. 2012.
- [4]. X. Guan and Y. Fei, "Register file partitioning and compiler support for reducing embedded processor power consumption," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 18, no. 8, pp. 1248–1252, Aug. 2010.
- [5]. L. Li, Y. Zhang, and J. Yang, "Proactive recovery for BTI in high-k SRAM cells," in *Proc. Design, Autom. Test Eur. Conf. Exhibit. (DATE)*, Mar. 2011, pp. 992–997.
- [6]. N. Gong, G. Tang, J. Wang, and R. Sridhar, "Low power tri-state register files design for modern out-of-order processors," in *Proc. IEEE Int. Syst. Chip Conf. (SoCC)*, Sep. 2011, pp. 323–328.
- [7]. R. Shiota, K. Horio, M. Goshima, and S. Sakai, "Register cache system not for latency reduction purpose," in *Proc. 43rd Annu. IEEE/ACM Int. Symp. Microarchit. (MICRO)*, Dec. 2010, pp. 301–312.
- [8]. W.-Y. Shieh and H.-D. Chen, "Saving register-file static power by monitoring instruction sequence in ROB," *J. Syst. Archit.*, vol. 57, no. 4, pp. 327–339, Apr. 2011.
- [9]. S. Kothawade, K. Chakraborty, and S. Roy, "Analysis and mitigation of NBTI aging in register file: An end-to-end approach," in *Proc. 12th Int. Symp. Qual. Electron. Design (ISQED)*, Mar. 2011, pp. 1–7.
- [10]. H. Mostafa, M. Anis, and M. Elmasry, "Adaptive body bias for reducing the impacts of NBTI and process variations on 6T SRAM cells," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 58, no. 12, pp. 2859–2871, Dec. 2011.
- [11]. T. Siddiqua and S. Gurumurthi, "Enhancing NBTI recovery in SRAM arrays through recovery boosting," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 4, pp. 616–629, Apr. 2012.
- [12]. N. Gong, S. Jiang, J. Wang, B. Aravamudhan, K. Sekar, and R. Sridhar, "Hybrid-cell register files design for improving NBTI reliability," *Microelectron. Rel.*, vol. 52, nos. 9–10, pp. 1865–1869, Sep./Oct. 2012.
- [13]. S. Roy, N. Ranganathan, and S. Katkooi, "State-retentive power gating of register files in multicore processors featuring multithreaded in-order cores," *IEEE Trans. Comput.*, vol. 60, no. 11, pp. 1547–1560, Nov. 2011.
- [14]. N. S. Kim, S. C. Draper, S.-T. Zhou, S. Katariya, H. R. Ghasemi, and T. Park, "Analyzing the impact of joint optimization of cell size, redundancy, and ECC on low-voltage SRAM array total area," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 12, pp. 2333–2337, Dec. 2012.
- [15]. H.-I. Yang, W. Hwang, and C.-T. Chuang, "Impacts of NBTI/PBTI and contact resistance on power-gated SRAM with high-k metal-gate devices," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 19, no. 7, pp. 1192–1204, Jul. 2011.



N. Dhivyapriya received the B.E. degree in Electronics and Communication Engineering from the Karpagam College of engineering and Technology, Coimbatore, Anna University, Coimbatore, India, 2008, the M.E. degree in Electronics and Communication Engineering (CS) from the Jayaram College of technology, Anna University, Trichy, India, 2010. Currently she is working as an Assistant Professor in Department of ECE, Sree Sakthi Engineering college, Coimbatore.



N. Thirukkani received the B.E degree in Electronics and Communication Engineering in Maharaja Prithvi Engineering college, Avanasi. Currently pursuing M.E degree in VLSI Design at Sree Sakthi Engineering College. Karamadai, Coimbatore