



# EFFICIENT TEST DATA COMPRESSION USING DICTIONARY AND BITMASKING ON FPGA

S.Indhu([indhusubramanianece@gmail.com](mailto:indhusubramanianece@gmail.com)), M.Priyanga([priyangapriyam95@gmail.com](mailto:priyangapriyam95@gmail.com))  
R.Rajasanthiya([rajasanthiya03@gmail.com](mailto:rajasanthiya03@gmail.com)), R.Sowmiya([sowmiyaece1995@gmail.com](mailto:sowmiyaece1995@gmail.com))

GUIDED BY

M.Sowmiya, AP/ECE([r.sowmiyaya@gmail.com](mailto:r.sowmiyaya@gmail.com))

ELECTRONICS AND COMMUNICATION ENGINEERING  
BHARATHIYAR INSTITUTE OF ENGINEERING FOR WOMEN

**Abstract**—We have proposed a capable test data compression using dictionary based coding and bitmasking technique. Enormous test data volume and chip temperature are two major challenges for test engineers. Temperature of a chip can be abridged to a large extent by minimizing transition count in scan chains using competent don't-care filling. The bitstream compression technique to reduce the bitstream size and memory constraint. It also improves communication bandwidth and decreases reconfiguration time. It also for the fast decompression process. Although, both of the troubles rely on don't-care bit filling, most of the existing works have measured them as separate problems. We have combined both temperature decrease and compression into a single problem and solved it. We present a transitional approach that perform a tradeoff between temperature and compression ratio. Practical results on ISCAS'89 and ITC'99 benchmarks show the liveness of the projected method to attain a balance between temperature and compression ratio.

**Index Terms**—Compression ratio, temperature reduction, don't-care bits, dictionary based coding, bitmasking, decompression.

## I. INTRODUCTION

With increasing intricacy of present day's integrated circuits (IC), the amount of test

data needed to test the ICs has increased dramatically. More test patterns are required to improve fault coverage targeting delay faults, stuck-at faults and some additional subtle faults. Automatic Test Equipment (ATE) has to contain a large amount of test data, increasing memory size as well as memory cost. Increasing test data volume also results in longer test application time (TAT), which considerably increases total test cost. Built in self-test (BIST) is another solution which avoids the usage of external storage to store test data. It is moderately costly to employ memory with more capacity and access bandwidth, bitstream compression technique reduce the memory constraint by falling the size of the bitstream. The compressed bit-streams stores more design information using the same memory. However, it suffers from random-resistant faults and bus conflict during test application leading to inadequate fault coverage [1]. The other alternative is test data compression, which stores vast amount of test data (TD) in ATE in a compressed form (TE), helps to decrease the total memory condition. The compressed data (TE) have to pass through a decompressor to get back unique uncompressed (TD) test patterns before being applied to the circuit under test (CUT). It is worth mentioning that, more



than 95% bits of the test data are don't-cares [2]. To get better compression, most of the test compression techniques take the benefit of the flexibility of don't-care bits, which can be flipped either to '0' or '1' to get more numbers of matching sub vectors from the test vectors without compromising fault coverage. The efficiency of bitstream compression is considered using Compression Ratio (CR). It is define as the ratio between the compressed bitstream size (CS) and the unique bitstream size (OS) ( $CR=CS/OS$ ). Christo Ananth et al. [5] proposed a system in which the complex parallelism technique is used to involve the processing of Substitution Byte, Shift Row, Mix Column and Add Round Key. Using S-Box complex parallelism, the original text is converted into cipher text. From that, we have achieved a 96% energy efficiency in Complex Parallelism Encryption technique and recovering the delay 232 ns. The complex parallelism that merge with parallel mix column and the one task one processor techniques are used. In future, Complex Parallelism single loop technique is used for recovering the original message. In the literature, these two problems have been solved unconnectedly. Test data compression works try to fill up the don't-care bits to get better compressionratio ignore the thermal effect, while thermal-aware don'tcarefilling works try to reduce temperature by efficientdon't-care bit filling without taking care of test data compression.It may so happen that, for a exacting don't-care bit,better compression can be achieved if it is filled with '0' value,while a '1' value for that bit produces lower temperaturesduring testing. A trade-off between these two don't-care bitfilling techniques is necessary to obtain a good compressionratio with practically low

temperature.In recent times, some works have addressed the problem ofhigh power utilization in test data compression schemes. However, it may be noted that, power minimization mayreduce overall temperature of a circuit, but, does not essentiallyminimize peak temperature, which causes local hotspotdue to non-uniform spatial power sharing in the circuitand hence permanent damage of it. The peak temperature of a block depends not only on power consumption, but also onheat exchange between neighboring blocks. So, the temperatureof a circuit require special attention.In this paper, we have first shown the subsistence of variation in peak temperature of a circuit for a different collection ofdon't-care bit filling targeted towards compression. A thermal aware test data compression technique, which can fill up the don't-care bits smartly taking care of compression and temperature concurrently, has also been presented.This technique efficiently bridge the gap between test data compression and thermal-aware don't-care filling techniques. To the best of our facts, this is the first work, which addresses temperature reduction in test data compression schemes. The respite of the paper is organised as follows. Section II describe the background of a dictionary based coding scheme, which we have used in our work. Motivation of the current work has been offered in Section III. Variation of temperature with a dissimilar clique selection for compression has been shown in Section IV. Section V propose a thermal aware test data compression scheme. Experimental results on different ISCAS'89 and ITC'99 benchmarks have been offered in Section VI. Section VII draw the conclusion.



## II. BACKGROUND OF DICTIONARY BASED TEST DATA COMPRESSION

We have used a dictionary based coding technique for compression [1]. It is a admired test data compression technique in which the total test set is partitioned into several smaller equal-sized test slices. Suppose  $n$  test patterns, each of length  $L$  are necessary to test a circuit. Total test data can be considered as  $TD = n \times L$ . For a circuit with  $m$  number of scan chains,  $m$  bits of test data have to be transferred concurrently from ATE to the circuit. Each such  $m$  bit data is called a test slice. If the length of a scan chain is  $l$ , total number of the slice formed is  $n \times l$ . The scan cells are divided into scan chains in a manner to keep the scan chains as balanced as potential. However, some don't care bits may be necessary to pad to the shorter length test slices to make all of them equal sized. Two slices  $A$  and  $B$  can be treated as attuned if for any bit position  $i$ , either  $A_i$  and  $B_i$  ( $1 \leq i \leq m$ ,  $m$  is the size of the slice) are equal or at least one of them is a don't-care. A delegate slice of the compatible slices may be stored in a dictionary instead of storing all of them. This helps to reduce the memory size essential to store the test data. However, it may be noted that, dictionary size is kept moderately small to reduce hardware overhead. For a dictionary of size  $D$ , there presentative slices from  $D$  large compatible set of slices are stored in the dictionary. The rest of the slices are stored uncompressed in the memory. In dictionary-based coding, a single bit prefix is used to identify whether a slice belongs to the dictionary or not. The slices, whose legislature are stored in the dictionary, are denoted by a code of length  $\log_2 |D| + 1$ , while the code length for the rest of the slices is  $m + 1$ . collection of  $D$  largest compatible set of slices is carried out via a clique partitioning heuristic [1]. The slices are represented by an undirected graph  $G = (V, E)$ , where each slice represent a vertex and the compatibility between two slices is denoted by an edge between them. The clique partitioning heuristic tries to find  $D$  largest probable cliques from the graph. The

representative slices of these cliques are stored in the dictionary. A decompressor is used before CUT to get back the unique patterns from the squashed codewords.

## III. MOTIVATION

Any clique partitioning technique uses the give of don't-care bits to get the maximum number of matching slices. It may be noted that, most of the don't-care bits present in original patterns get filled up (either 0 or 1) at the time of generation of final patterns after clique partition, where all the compatible slices belonging to a single clique are replaced by the representative slice corresponding to that clique. For example, both of these two compatible slices (10XX01X1) and (X010X1XX) belonging to the same clique, are replaced by the representative slice (101001X1) in the final patterns. An observation from our testing is that around 72% of the total don't-care bits present in original test patterns get filled-up (either 0 or 1) in the clique partitioning process. However, as the clique partitioning is NP-Hard [1], different heuristics generate dissimilar clique sets. In that case, a slice may not belong to same clique for different heuristics. The don't-care bits in the final test pattern also change as the don't-care bits present in a slice may fill up differently if the slice belong to different cliques for different heuristics. It has a direct impact on the temperature profile of the circuit. The temperature of a circuit largely depends on the active power consumption, which can be probable from the transition counts in the scan cells during shifting of test pattern through it. Different test pattern sets cause different thermal profiles of the circuit. As temperature is a major concern during testing, it is popular to generate a test pattern set which produces a low - temperature profile of the circuit. Test designer has the flexibility to competently fill up the don't care bits present in the original test patterns, to minimize the temperature of the circuit. Thermal-aware don't-care filling techniques fill up the don't-care bits



efficiently to minimize temperature through testing, but may fail to produce a large number of compatible slices. This consequence in poor compression and hence increase the memory size and test cost. It is a demanding issue to fill up the don't-care bits efficiently to produce low temperature during testing, as well as a logically good compression ratio. This has aggravated us to develop a thermal-aware test data compression technique that brings balance between compression ratio and temperature of the IC.

#### IV. VARIATION OF TEMPERATURE AND COMPRESSION RATIO FOR DIFFERENT CLIQUE PARTITIONS

The clique partitioning heuristic presented in [1] starts with the apex with maximum number of neighbours and retrieves the largest clique related with it from the graph and proceeds with searching for the next vertex with maximum neighbors from the remaining members of the graph until all the vertices have been retrieved.




Figure 1. An example of test data for multiple scan chain set-up and corresponding compatibility graph.

**Figure 1.** An example of test data for multiple scan chain set-up and matching compatibility graph of starting with vertex with highest neighbours, if we start with every vertex and then explore the total graph to find best possible clique sets from the graph, we get  $n \times l$  number of clique sets for  $n \times l$  number of vertices. Figure 1 shows an example set of test data distribution in 8 scan chains and resultant compatibility graph of the test data. There is a

total of 18 slice, each of which has 8 bits. For this particular example, we can have maximum 18 different clique set. *Clique List CL<sub>i</sub>* ( $1 \leq i \leq (n \times l)$ ) is a database that stores information concerning all generated cliques from the graph considering  $i$  as *start vertex*. Some of the don't-care bits of the slices belonging to the same clique are filled up (either '0' or '1') to form a common representative slice for all of them. All the slices from a particular clique are replaced by the resultant representative slice of that clique. The customized details of all of the slices are stored in *Slice Info S<sub>li</sub>* ( $1 \leq i \leq (n \times l)$ ). These *Slice Info* are used to generate modified test patterns (*TP<sub>i</sub>*) ( $1 \leq i \leq (n \times l)$ ) corresponding to *CL<sub>i</sub>*. In the above mention example, the cliques of clique list *CL1* are {1, 2, 5}, {3, 6, 7}, {11, 12, 13, 14}, {4, 8}, {15, 16}, {10}, {17}, {18}, {9}, while the clique of clique list *CL2* are {2, 3, 6, 7}, {1, 4, 5}, {11, 12, 13, 14}, {15, 16} {8}, {10}, {17}, {18}, {9}. It may be noted that, vertex 2 belongs to two different cliques for two different clique partitions. The don't-care bits present in slice 2 also fill up differently for two different belongings. Original slice detail of slice 2 is (100X00X1), which is adapted as (10010001) in *S11*, while the same slice is modified as (10000011) in *S12*. Final test pattern sets *TP1* and *TP2* also differ from each other. These two different test pattern sets may illustrate different thermal behaviour. We have shown a variation of the thermal profile for different clique selections for several ISCAS'89 and ITC'99 benchmarks. Circuit information regarding the test data volume and number of clique sets generate for different number of scan chains (*NSC*) has been mentioned. Mintest [4] test sets for stuck-at fault are used for ISCAS'89 benchmarks, while test sets for stuck-at fault, generated from TetraMax ATPG tool are used for ITC'99 benchmarks. It shows the difference of peak temperature and compression ratio (CR) for different clique selections. Thermal profile of a circuit has been considered using the thermal simulation steps mentioned below.

- Each Circuit description in Verilog format (.v) has been taken as input and mapped to Faraday 90nm standard cell library. The circuits have



been synthesized using Synopsys Design Vision Compiler to generate a gatelevel netlist from the Verilog design explanation.

- All the flip-flops have been replaced by scan flip-flops using Synopsys DFT Compiler for the testability idea. Multiple scan chains have also been inserted.
- Encounter RTL-to-GDSII system from pulse [6] has been used to generate floorplan of the given scan inserted propose using standard cell library.
- The scan inserted netlist and the test patterns have been fed to a power estimator tool [3]. Power consumption of each of the logic elements (gate, flip-flop) with dissimilar types and inputs has been estimated using Synopsys Design Vision tool and stored in a database. This database has been used to convert the transitions in individual logic elements into their resultant power values during circuit simulation for each scan shift and capture operation.
- The floorplan obtain from Cadence Encounter tool [6] has been divided into a number of blocks of same size for thermal simulation. The power trace has been computed for each of these blocks.
- Thermal simulations have been approved out using thermal simulation tool HotSpot taking power trace and block-level floorplan as input. However, accessibility of the power estimator tool [3] has been upgrade from single scan chain operation to multiple scan chain operation. From , a significant variation in peak temperature can be notice for different clique selections while the corresponding variation of CR is reasonably very less. This show the scope of obtaining good test data compression with low temperature profile, by efficient don't-care filling.

### **A. Bitmask Selection**

Bitmask is a pattern of binary values which is combined with some value using bitwise AND with the results that bits in the value in positions where the mask is zero are also set to zero. A bitmask may also be used to set certain bits using bitwise OR, or to invert them using bitwise exclusive or. This move toward tries to

include maximum bit changes using mask patterns without adding important cost (extra bits) such that the CR is improved. The compression technique also ensure that the decompression efficiency remains the same compared to that of the existing techniques. below represent compression using bitmask selection. The bit-streams which cannot be compressed use dictionary selection are compressed by bitmask selection. The selection of bitmask plays an significant role in bitmask-based compression.

### **B. Dictionary Selection**

Dictionary-based code-compression techniques present compression efficiency as well as fast decompression device. The basic idea is to take commonly happening instruction sequences by using a dictionary. The repeating occurrence are replaced with a code word that points to the guide of the dictionary that contains the pattern. The compressed program consists of both code words and uncompressed information. The binary consists of ten 8-b patterns, i.e., a total of 80-b. The dictionary has two 8-b entry. The compressed bit-streams requires 62 b, and the dictionary requires 16 b. In this case, the CR is 97.54%. The bit-stream CR for dictionary selection is large therefore it does not yield a superior compression technique. The bit-streams which cannot be compressed using dictionary selection can be compressed by bitmask selection which yield a smaller compression ratio.

### **V. THERMAL-AWARE COMPRESSION**

In the previous section, we have seen the variation in peak temperature and compression ratio with dissimilar clique selections. Although, selecting a solution with lower peak temperature and good compression ratio from all clique lists may be a choice to address both low temperature and good compression issues, however, this method relies on detailed information to find clique set with low temperature and hence may not be applicable for the complex circuits with



huge amount of test data. Besides, this method does not fill the don't-care bits to minimize peak temperature. To get important reduction in the peak temperature of the chip, some thermal-aware don't-care filling technique has to be incorporated in the clique partitioning heuristic. However, compression ratio may have to be compromised to some degree to get a good thermal-aware test pattern set. High power consumption during changing of test vectors in the scan chains plays a main role in temperature increase of the circuit. Large number of intermediate patterns are generated during shifting in (out) of a particular test vector through the scan chains. Power consumption increases because of these intermediate patterns. Minimizing the transition count in scan chains by efficient thermal-aware don't-care filling is a possible solution to reduce peak temperature, as well as circuit power. Thermal-aware don't-care filling technique presented in [3] produces sensibly low temperature test pattern set. In [3], the entire circuit has been divided into several blocks consisting of some gates and flip-flops. A power estimation tool [3] identifies the flip-flops with high transitions in each block. These flip-flops are called critical flip-flops as they play an important role in high power consumption of the block. Each block has been given a weight as per the power utilization of the block. However, as the power of adjacent blocks may have a large impact on the temperature of a block, floorplan information of the circuit has to be incorporated with the power estimation tool to estimate the temperature of the blocks. The temperature of the hottest block with highest predictable temperature has been tried to minimize with an aim to minimize the peak temperature of the circuit. In this section, we here a *Thermal-Aware Clique Partitioning Heuristic* which can take care of both compression as well as the temperature of the chip. We have used the test pattern set generated using the method described in [3] as the base case of thermal-aware solution. The don't-care filling technique mentioned in [3] can only hold the circuits with single scan chain set-up. Our adapted thermal-aware don't-care bit filling technique can

fill up don't-care bits taking care of the multiple scan chains.

**Algorithm 1:** *Thermal-Aware Clique Partitioning Heuristic*  
input : unique test patterns  $TPO$  with don't-care bits  
output: concluding test patterns  $TPFINAL$  with a trade-off between temperature and compression ratio.

- 1 Begin.
- 2 Fill up don't-care bits presented in the test patterns using thermal-aware don't-care bit filling technique [3] to get thermal-aware test patterns  $TPTH$ ;
- 3 Store the thermal-aware test slices obtained from  $TPTH$  in thermal-aware *Slice Info* ( $SITH$ );
- 4 Apply clique partitioning heuristic [1] on  $TPO$ ; Get matching compression-aware *Clique List* ( $CLCM$ ) and *Slice Info* ( $SICM$ ); Compute compression-aware test pattern  $TPCM$  from  $SICM$ ;
- 5 Sort the compression-aware *Clique List* ( $CLCM$ ) in descending order on the basis of the number of elements present in a clique;
- 6 Select a weightage factor  $W_t$  within a range of 0 to 1. ( $0 \rightarrow$  thermal-aware don't-care filling;  $1 \rightarrow$  compression-aware don't-care filling);
- 7 Calculate total slice conversion  $TSC = \sum W_t \times n \times l$ ;
- 8 The slices of  $SITH$  corresponding to top most  $TSC$  clique members of sorted *Clique List* ( $CLCM$ ) are replaced with the slices from  $SICM$ . Modified slice info is  $SINEW$ ;
- 9 Compute new test pattern  $TPNEW$  from  $SINEW$ ;
- 10 Apply clique partitioning heuristic [1] on  $TPNEW$ ; Get resultant *Clique List* ( $CLFINAL$ ) and *Slice Info* ( $SIFINAL$ ); Compute final test pattern  $TPFINAL$  from  $SIFINAL$ ; determine compression ratio of  $TPFINAL$ ; Apply  $TPFINAL$  to the circuits; compute peak temperature using temperature calculation method mentioned in Section IV; pattern sets, one with all the don't-care bits filled up using thermal-aware don't-care bit filling techniques and the other one is the original test pattern set  $TPO$  with all the don't-care bits retained. The test pattern sets with filled don't-care bits can be named as *thermal-aware*



test pattern set (*TPTH*). purpose is to find the final set of test patterns *TPFINAL* with a trade-off between temperature and compression ratio. As no don't-care bit is present in *TPTH*, it cannot use the suppleness of having don't-care bits, which can be filled up suitably to increase the number of compatible slices. Hence, it produces a deprived compression ratio. On the other hand, *TPO* gets the full suppleness to fill up the don't-care bits to achieve a high compression ratio. Clique partitioning heuristic [1] is practical on *TPO* to generate a compression-aware *Clique List (CLCM)* and corresponding *Slice Info (SICM)*. The slices belonging to *SICM* are called *compression-aware slices* as the test pattern sets *TPCM* formed from *SICM* produces a good compression ratio. The slices obtained from *TPTH* are called *thermal-aware slices* due to their low-temperature consequence. However, these *compression-aware slices* and *thermal-aware slices* differ in the procedure of their don't-care bit filling. A new *Slice Info (SINEW)* can be formed taking some of the *thermal-aware slices* from *SITH* and some of the *compression-aware slices* from *SICM* to have the advantage of both good compression as well as low temperature. A new set of test patterns is generated using the slice information of *SINEW*. Clique partitioning heuristic [1] is applied on *TPNEW* to get a final clique list *CLFINAL* and matching *Slice Info (SIFINAL)*. Final test pattern set *TPFINAL*, computed from *SIFINAL*, produce a balance between compression ratio and temperature. though, the percentage of *compression-aware slices* that will be therein *SINEW* (with the rest of the *thermal-aware slices*), can be chosen flexibly using a weightage factor  $W_t$  with a value in the range of '0' to '1'. A '0' value of  $W_t$  chooses all the *thermal-aware slices*, while a '1' value of it refers to all *compression-aware slices* being chosen. some value between '0' and '1' shows a trade-off between temperature and compression ratio

## VI. EXPERIMENTAL RESULTS AND DISCUSSIONS

In this section, we present the consequences of our thermal-aware test data compression technique on some ISCAS'89 and ITC'99 benchmarks. Temperature planned using the method mentioned in Section IV. Compression ratio (CR) for the dictionary size  $D = 128$  for different *NSC* value are shown in the table.  $W_t$  is varied from '0' to '1' and for each value of  $W_t$  equivalent temperature in Kelvin (T(K)) and CR (in %) are noted for different *NSC*. It may be noted that, for the value of  $W_t = 0$ , all don't-cares are filled thermally, hence, the test pattern set produces minimum temperature, but the equivalent compression ratio is very poor, while for  $W_t = 1$ , although the compression ratio is imposing, it produces a high peak temperature, which can be a serious danger to the thermal safety of the chip. additional values of  $W_t$  show a balance between compression ratio and temperature. For  $W_t = 0$ , all the slices being *thermal-aware slices* are expected to produce minimum temperature. With the gradual increase of  $W_t$  from '0' to '1', added numbers of *compression-aware slices* replace *thermal-aware slices*, which increase the compression ratio, but fail to reduce the temperature of the chip. It may be noted that in some cases, the trade-off may not be offered.

**Figure 2** shows a graphical depiction of CR and temperature for different values of  $W_t$  for different scan chain set-ups of benchmark *s38584*. It may be noted from the figure that temperature increases to a huge extent with the increase of the value of *NSC*. This is due to transfer of more number of test data at a time, which increase transition counts in the scan chains and consequently more power consumption. Increasing the number of scan chains may transfer test data faster dropping test time of the chip, but at the same time increase in the temperature may cause permanent damage of the chip. However, the difference of CR with *NSC* varies from circuit to circuit. Although few benchmarks like *s13207* and *s15850* show better compression for larger *NSC*, some other benchmark like *s38417* shows conflicting effect, while for other benchmarks CR do not vary much with the increase of *NSC*. Figure



2. Difference of temperature and CR with  $Wt$  for different scan chain set-up for benchmark s38584. As none of the previous compression works report in the literature have addressed the thermal issue of compression, we could not make a direct comparison of our work with those. However, our best case CR is similar with the results presented in [1]. Although some other works attain a better compression ratio with more computational complexity and extra hardware overhead, all are based on the clique partitioning. Method like separating the test slices further into smaller sub-slices can also be included with our method to improve compression ratio without hampering the balance between CR and temperature of the chip.




Figure 2. Variation of temperature and CR with  $Wt$  for different scan chain set-up for benchmark s38584.





## VII. CONCLUSION

The existing technique provide the good compression and temperature reduction. We have proposed a efficient data compression with fast decompression and temperature reduction. The bitmask selection technique significantly reduce the memory requirement. The flexibility of our system helps to choose a suitable balance between thermal safety and test cost to store huge amount of test data.

## REFERENCES

- [1] L. Li and K. Chakrabarty, "Test data compression using dictionaries with fixed-length indices [soc testing]," in *VLSI Test Symposium, 2003. Proceedings. 21st*, April 2003, pp. 219–224.
- [2] K. Butler, J. Saxena, A. Jain, T. Fryars, J. Lewis, and G. Hetherington, "Minimizing power consumption in scan testing: pattern generation and dft techniques," in *Test Conference, 2004. Proceedings. ITC 2004. International*, Oct 2004, pp. 355–364.
- [3] A. Dutta, S. Kundu, and S. Chattopadhyay, "Thermal aware don't care filling to reduce peak temperature and thermal variance during testing," in *Test Symposium (ATS), 2013 22nd Asian*, Nov 2013, pp. 25–30.
- [4] I. Hamzaoglu and J. Patel, "Test set compaction algorithms for combinational circuits," in *Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on*, Nov 1998, pp. 283–289.
- [5] Christo Ananth, H. Anusuya Baby, "Encryption and Decryption in Complex Parallelism", *International Journal of Advanced Research in Computer Engineering & Technology (IJARCET)*, Volume 3, Issue 3, March 2014, pp 790-795
- [6] *Encounter "User Guide", Product Version 7.1.2*, Cadance Inc., 2008.
- [7] M. R. Stan, K. Skadron, M. Barcella, W. Huang, K. Sankaranarayanan, and S. Velusamy, "Hotspot: a dynamic compact thermal model at the processor-architecture level." *Microelectronics Journal*, vol. 34, no. 12, pp. 1153–1165, 2003.
- [8] P. Sismanoglou and D. Nikolos, "Input test data compression based on the reuse of parts

of dictionary entries: Static and dynamic approaches," *Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on*, vol. 32, no. 11, pp. 1762–1775, Nov 2013.

- [9] K. Basu and P. Mishra, "Test data compression using efficient bitmask and dictionary selection methods," *Very Large Scale Integration (VLSI) Systems, IEEE Transactions on*, vol. 18, no. 9, pp. 1277–1286, Sept 2010.